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Abstract
Total internal reflection (TIR) based optical switches offer wavelength 
insensitivity, thermal stability, a short device length, the ability for over-driving 
without pre-emphasis and polarisation independence. When implemented in 
silicon the plasma dispersion effect is normally employed, using a PIN diode 
to inject carriers into the active region of the device, and allowing electrical 
control of the switching operation. The free diffusion of these injected carriers 
inhibits the formation of a large and abrupt spatial variation in free carrier 
concentration (and therefore refractive index) as required for an efficient 
switching operation.
In this work the use of two types of carrier restrictive barrier have been 
investigated as feasible methods of improving the injected free carrier profile. 
The first barrier consists of an insulating silicon dioxide layer which completely 
isolates the PIN diode from the surrounding silicon. A 2nm thick layer has 
been shown to be thin enough such that the propagating light is not 
significantly perturbed, whilst being effective at blocking free carrier diffusion. 
Full device modelling has demonstrated an improved performance over the 
only other carrier injection based TIR switch in silicon-on-insulator (SOI) from 
the literature.
The second barrier consists of a region of ion implantation induced defective 
silicon which is positioned along the opposite half of the switching region to 
the PIN diode. Defective silicon has a decreased free carrier lifetime and 
therefore any free carriers which diffuse into such material experience an 
enhanced recombination rate, resulting in reduced diffusion lengths. 
Experimentally it has been shown that the required electrical and optical 
properties can be produced by fully amorphising the SO! overlayer and then 
thermally regrowing it into polycrystalline silicon. Results obtained from 
fabricated devices with defective silicon barriers have shown an improvement 
in switching performance over those without barriers, hence successfully 
demonstrating the principle of barrier enhanced switching.
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1 -  Introduction
Silicon photonics is a technology that involves the implementation of photonic 
components in a silicon material system. In recent years silicon photonics has 
attracted increasing attention from research groups worldwide with large 
companies such as IBM 1 and Intel2 investing significant resources. This 
interest is undoubtedly fuelled by the potential of producing relatively low cost 
components and ability to integrate optical and electronic circuits on the same 
substrate, a concept which is subject of several multi-million pound research 
projects such as the EPSRC funded ‘UK Silicon photonics’ project3 and the 
European FP7 funded ‘HELIOS’ project4.
Photonics circuits generally require the integration of many different 
components in order to carry out the functions required for specific 
applications. An example of such a photonic circuit can be taken from a paper 
produced by Soref5 in 1993. This is shown in figure 1.1.
optical
Figure 1.1 Integrated photonic circuit as envisaged by Soref5.
One of the components shown in Sorefs vision is the optical switch which 
allows the functionality of routing light between different components, inputs or 
outputs. As photonics finds applications in high capacity networks, increased 
reconifigurability is required to maximise the efficiency of the network. One
1
particular challenge is the ability to reallocate bandwidth on the nanosecond 
time scale. Such switching is ideally performed on a low power budget with 
insensitivity to wavelength for compatibility with wavelength division 
multiplexing systems6.
One switching topology capable of this operation is the total internal reflection 
(TIR) based optical switch which comprises of a switchable reflection interface 
to deflect the input light between two or more output waveguides. The 
structure as shown in figure 1.2 normally consists of two crossing waveguides 
with the switchable reflection interface positioned on one half of the 
interception region. When the refractive index in this region is decreased 
sufficiently so that light is incident at greater than the critical angle for total 
internal reflection, light that would normally pass through to the transmitted 
output waveguide will be reflected. The light will therefore exit the device via 
the reflected output waveguide and thus switching occurs.
Input Reflected
Output
Transmitted 
Output 
reflection interface
Figure 1.2 - Diagram of a total internal reflection based switch
The switchable reflection interface is generally implemented by the electrical 
control of the material’s refractive index, a function which is most commonly 
carried out in silicon through the injection or removal of free carriers as will be 
described in a later section. The importance of having a precise controllable 
reflection interface in this type of switch is widely acknowledged7,8,9,10,11. 
Injected electrons and holes diffuse over relatively long distances in silicon (on 
the order of a few pms), which inhibits the ability to produce an abrupt 
variation of refractive index over a short distance, therefore a smaller,
2
gradually varying refractive index mismatch is likely to result. A smaller 
refractive index mismatch will result in a reduction in the proportion of the 
input power that is reflected and therefore the efficiency of the device will be 
reduced. The same can be said when comparing an abrupt and a gradual 
spatial variation in refractive index, although maybe this is slightly less 
intuitive. Optical modelling has been performed on a simple crossing structure 
with refractive index mismatches which are different in spatial abruptness 
defined at the centre of the interception region as is shown in figure 1.3. In 
each case the magnitude of the refractive index mismatch at the extremes of 
the structure are the same.
Distance across reflection interface (um)
Figure 1.3- Refractive index variation profiles
1 2 3 4 5
Profile number
Figure 1.4- Fraction of output power from each waveguide using the profiles shown
in figure 1.3.
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The resultant fractions of reflected and transmitted output powers from the 
device are shown in figure 1.4. When a very abrupt profile is used (profile 1), 
the reflected power is much higher than the transmitted power as required in 
the switched state. As the abruptness of the spatial refractive index change is 
reduced so too is the reflected power, whilst the power exiting the device from 
the transmitted output waveguide increases. This shows that as the spatial 
variation in the refractive index change becomes less abrupt, the efficiency of 
the device is reduced.
In devices fabricated in materials other than silicon, attempts have been made 
to overcome this problem by confining the injected carriers to certain regions 
within the device to create a refractive index discontinuity and therefore a 
precise and controllable reflection interface during switching. Another 
motivation for using carrier confinement is to reduce the required injection 
current12,13,14 and therefore lower the power consumption of the device.
The aim of this research work is to investigate the use of two different types of 
carrier restrictive barrier in silicon, both of which can be theoretically used to 
confine injected carriers throughout the guiding layer with negligible 
perturbation of the propagating light.
This chapter will continue to introduce the research area of silicon photonics 
and optical switching in order to provide the reader with the necessary 
background information to understand the work within, and the motivation for 
performing the research. The following chapter will give an historical review of 
TIR optical switches and methods of free carrier confinement. Two chapters, 3 
and 4 will each enclose the details of one of the proposed methods of carrier 
confinement and include experimental and modelling results to reinforce the 
feasibility of the method. Also included is device design and device modelling 
to provide a prediction of the performance of such a device enclosing the 
method. The device fabrication was carried out almost entirely by the author. 
Chapter 5 includes details of the process and the methods used. Device 
characterisation and the methods involved can be found in chapter 6. Finally 
conclusions are drawn in chapter 7.
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1 . 1  -  S i l i c o n  p h o t o n i c s
There are many reasons why silicon is a strong candidate to become the 
material of choice for photonic components. Silicon has been used in the 
microelectronics industry for many years and over that time the quality of the 
raw material has been improved and the processes involved in the fabrication 
of electronic components has been continually developed. In fact the 
processes involved in current day CMOS fabrication are more advanced than 
that required for current photonics components. The compatibility of silicon 
photonic component fabrication with current silicon electronic fabrication is 
highly advantageous for cost reasons and also because it provides the 
possibility of optical and electrical integration as previously mentioned. In 
optical terms silicon provides a low loss guiding medium to light at the 
telecommunications wavelengths 1300m and 1550nm. The high refractive 
index contrast between the waveguide core and cladding layers mean that 
light can be tightly confined, allowing for very compact components which is 
advantageous in terms of packing density.
On the other hand silicon also has two major drawbacks. Firstly silicon has an 
indirect band gap and consequently light emission is very inefficient. Although 
being the subject of significant research this problem remains largely unsolved 
to date with the most promising implementation being an electrically pumped 
source involving the bonding of a III-V material to an underlying silicon optical 
circuit15,16.
Secondly silicon lacks a strong electro-optic effect as used in more 
conventional photonic materials for switching and modulation. Despite this 
shortcoming, other mechanisms are available for modulation and switching 
which include the thermo-optic and plasma dispersion effects. Bonding of III-V 
structures17,18, inclusion of SiGe/Ge quantum wells19 and strain induced 
electro-optic effects20 have also been demonstrated for modulator applications 
at the expense of CMOS compatibility or fabrication complexity. Devices 
based upon the thermo-optic effect are generally the simplest in terms of
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fabrication but are limited to low speed applications due to the long heat 
generation and dissipation processes.
The most successful demonstrations of high speed modulation and switching 
in silicon have emerged over the previous five years and are based upon the 
plasma dispersion effect, which relates changes in the free carrier 
concentration to changes in refractive index (and absorption). This effect was 
studied by Soref et al. 21 who produced the following useful empirical 
expressions valid at 1550nm and 1300nm respectively, linking refractive index 
changes with free electron and hole concentrations.
An = Ane + Anh = - [ 8 .8  x 10 “ 22 ANe + 8 .5 x 1 O' 18 (ANh)°8 J -E1.1
An = Ane + Anh = - [ 6 .2  x 1(T22 ANe + 6 .0  x 1 0 18 (ANh)°8 J - E1.2
Carrier injection is typically carried out in a PIN diode structure with the optical 
waveguide passing though the intrinsic region. When the diode is forward 
biased, carriers pass into the intrinsic region causing a change in refractive 
index.
1.2 -  Waveguides
Conventional waveguides used in silicon photonics are either the rib or the 
strip waveguide, the cross section of these are shown in figure 1.5.
Si Si
Si02 Si02
Substrate Substrate
F i g u r e  1 . 5 -  C r o s s  s e c t i o n  o f  t h e  r ib  ( le f t )  a n d  s tr ip  (r ig h t)  w a v e g u i d e s .
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In both cases the silicon waveguides sit on top of a silicon dioxide cladding 
layer. This structure is achievable through the use of silicon on insulator (SOI) 
wafers which consist of a relatively thin silicon dioxide layer sandwiched 
between a thin silicon over layer and thick silicon substrate. Confinement in 
the vertical direction is therefore provided by this ‘buried’ oxide layer and the 
top cladding of the waveguide which maybe air but more often than not a 
silicon dioxide layer is grown or deposited to provide protection and 
passivation to the waveguide. Confinement horizontally in the case of the 
strip waveguide is achieved by the upper cladding layer also present on either 
side of the waveguide. In the case of the rib waveguide the effective index 
difference between the central rib and the thinner ‘slab’ regions either side of 
the rib provide the confinement.
The typical properties of an ideal optical waveguide are low propagation loss, 
single mode propagation and polarisation independence. The propagation of 
higher order modes in optical systems is undesirable as it can introduce 
modal dispersion of data pulses due to the differences in propagation 
constant between the different modes. The propagation of higher order modes 
can also cause performance degradation in resonant or interferometer 
devices.
When light is coupled into an optical system from, for example, an optical fibre 
it is difficult to control its polarisation state. This can be problematic if the 
optical system behaves differently for each polarisation. It is therefore 
advantageous to design a system that has the same response for each 
polarisation, thus relaxing the coupling demands. Polarisation independence 
can be achieved by finely tuning the waveguide dimensions to match the 
propagation constants of the fundamental TE and TM modes.
In order for a strip waveguide to only support the fundamental mode, its 
dimensions must be in the order of hundreds of nanometres. The single mode 
condition criteria for large dimension rib waveguide structures in silicon-on- 
insulator were first reported by Soref et al. in 199122. Their work showed that 
whilst large dimension planar waveguides are normally multimodal, rib
7
waveguides could be produced with the same overall rib height that operated 
under single mode conditions. The explanation for this was that, in single 
mode large dimension rib waveguides, the higher order modes ‘leak’ into the 
slab after a short propagation length. The use of large dimensional single 
mode waveguides is advantageous in a research project such as this for a 
number of reasons, in particular, fabrication resolution limitations and ease of 
light coupling.
Causes of optical loss include scattering due to the roughness of the 
waveguide surfaces, absorption from impurities and mode leakage from the 
waveguide for example at bend structures. Waveguide surface roughness 
maybe minimised through careful fabrication and the use of a thermal 
oxidation process to smooth roughness. Absorption may be minimised 
through the use of high quality wafers and the careful design of doping 
regions. Bend structures should be designed such that the radius is large 
enough to not cause significant mode leakage.
1.3 -  Optical sw itching
The requirement for an optical component that can switch light between two or 
more different locations has been mentioned previously. There are in fact 
many different structures aside from the TIR switch which can perform this 
function. The alternatives are discussed here along with their respective good 
and bad points when implemented as a silicon photonic switching solution.
A Mach Zehnder Interferometer (MZI) is a structure which is commonly used 
in conjunction with a phase modulator to cause intensity modulation in high 
speed modulation applications. The structure can also be configured to switch 
light between 2 output waveguides as shown in figure 1.6.
The input light power is split equally into the two MZI arms. A phase modulator 
is placed into one arm to create a switchable mismatch in phase between the 
light in the two arms. The proportion of light exiting the device from outputs A
8
and B will be dependent on the phase relationship of the light in the two MZI 
arms.
Figure 1.6- Diagram of MZI in switch configuration
MZI devices have the potential of very high speed operation, for example, in 
modulator configuration a 3dB bandwidth of 30GHz has been reported using a 
silicon modulator based upon free carrier depletion in a pn diode23. High 
speed photonic devices are more commonly produced in other material 
systems (for example lithium niobate) and employ the linear electro-optic 
effect to induce electrical control of the material’s refractive index. MZI devices 
are however typically quite long (on the order of millimetres) and are 
wavelength dependent since they rely on phase relationships. Achieving a 
large extinction ratio at high speeds is also challenging.
Ring Resonator (RR) structures have been widely researched for passive 
filtering applications. Figure 1.7 shows the typical layout of a RR structure. 
Resonance occurs in the ring if the optical path length around the ring 
equates to an integer multiple of the wavelength such that it can constructively 
interfere with light coupling into the ring. Input light at a resonant wavelength 
will therefore couple into the ring and couple out to the drop port. Light of all 
non-resonant wavelengths will pass to the through port.
£ ___________
Q  ^  RR
light
Through
Port
F i g u r e  1 . 7  -  D i a g r a m  o f  R R  b a s e d  o p t i c a l  s w i t c h
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Switching can be achieved by changing the optical path length around the ring 
which can be performed by changing the refractive index of the ring by some 
means. This will cause a shift of the resonance wavelength so that, for 
example, input light at a wavelength which originally causes resonance and 
therefore exit the device via the drop port would no longer be at resonance 
and would exit via the through port. RR devices are typically very compact 
and have been reported in modulator configuration to operate at 12.5Gb/s 24. 
Ring resonators are however sensitive to temperature variations and a single 
ring resonator element can not be used to switch a wavelength division 
multiplexed (WDM) signals simultaneously due to their inherent wavelength 
dependence.
Directional Coupler (DC) structures are conventionally used to couple light 
between two waveguides. They consist of two guides which are in close 
enough proximity such that the evanescent field of one waveguide sufficiently 
overlaps with the evanescent field of the other.
Figure 1.8- Diagram of directional coupler structure
A sinusoidal variation in power occurs at each output waveguide with 
increasing coupling length. Changing the refractive index in the coupling 
regions by some means will cause a change in the effective optical path 
length and therefore a change in output power, therefore switching can occur. 
This type of switch was demonstrated by Forber and Marom25, A diagram of 
their device is shown in figure 1.9. Directional coupler devices are also quite 
long and are wavelength sensitive since wavelength is one parameter which 
defines the coupling length.
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Figure 1.9 - Directional coupler based switch by Forber and Marom25
Switches based upon multi modal interference (MMI) have also been 
demonstrated. The structure typically consists of one or more waveguides 
which enters a wider multimode region. Two or more waveguides then exit 
this multimode region. The output power from each will be determined by the 
imaging of the interference at the end of the multimode region.
Figure 1.10- Diagram of a multimode interference structure
The structure may be configured as a switch by applying a refractive index 
change to the multimode region as demonstrated in the device shown in figure 
1.11 reported by Lorenzo and Soref26.
8WITCHED OUTPUT LIGHT
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One parameter which will determine the interference pattern in the multimode 
region is the wavelength of the input light; consequently the switching 
operation will be wavelength sensitive. The device length can also be very 
long.
Micro Electro Mechanical System (MEMS) based optical switches are also 
widely reported. As the name suggests they work on a mechanical operation 
for example to move a waveguide section so that it couples selectively 
between two or more output waveguides. The mechanical operation means 
that devices are relatively very slow (-kHz).
The operation of the totai internal reflection based optical switch can 
theoretically be polarisation independent, thermally stable and wavelength 
insensitive. Polarisation independence and wavelength insensitivity may be 
achieved by ensuring that the refractive index change for switching is 
sufficient such that the critical angle is exceeded for both polarisations and all 
wavelengths considered. A further advantage of this topology is the ability to 
over drive it to increase switching speeds. This concept has been proposed 
for MZI and RR based modulators however since they both need to operate at 
a specific refractive index change, a pre-emphasised signal is required which 
can be difficult to produce due to the high frequency harmonics required. With 
the TIR switch, once the drive condition required for total internal reflection 
has been exceeded the output will remain constant, therefore overdriving is 
possible without the requirement for a pre-emphasised drive signal. Thermal 
stability is achieved since the device is sensitive to relative spatial differences 
in refractive index rather than absolute temperatures (or therefore global 
refractive index change). The difference in refractive index on either size of 
the reflection interface due to the injected carriers will theoretically remain 
constant with global temperature change.
1 .4 -  Summary
A summary of the switching topologies discussed here is shown in table 1.1. 
The attractive properties of the total internal reflection switch against other
12
topologies are demonstrated. The development of such a switch in a silicon 
material system would be a significant contribution to the field. The long 
diffusion lengths of the injected free carriers and therefore difficulty in 
producing an abrupt and efficient reflection interface presents a major 
technical challenge that must be overcome before the production of 
operational devices is possible. This project aims to investigate two different 
solutions to prevent the diffusion of these free carriers.
Table 1.1 -  Summary of optical switching topologies
M ZP RR24 DC2'5 MB/ll26 MEMS27 TIR10
Wavelength
Sensitive
No Yes Yes Yes No No
Temperature
Sensitivity
No Yes Yes Yes No No
Switching
Speed
High
(GHz)
High
(GHz)
High*
(GHz)
Medium**
(MHz)
Low
(kHz)
Medium
(MHz)
Device
Size
Large
(~mm’s)
Small
(~10s
|jm)
Large
(~mm’s)
Large
(-m m ’s)
Large
(~mm’s)
Medium 
(~100s 
Mm)
Possib ility 
to over drive
No*** No*** No*** No*** No*** Yes
*Switch implemented in LiNb03 rather than silicon
**Switching speed not reported but expected to be MHz due to carrier injection based 
switching operation
***Except when a pre-emphasis drive signal is used
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2 -  Literature review
Many total internal reflection (TIR) based optical waveguide switches have 
been reported in the literature throughout the last few decades. In most cases 
the switches have been implemented in materials other than silicon and do 
not operate using carrier injection to electrically control the refractive index of 
the material. As a result much of the discussion is not relevant to the work of 
this project and therefore detailed descriptions of those devices have been 
omitted from this thesis. In other cases key technical design points can be 
related to the silicon equivalent and therefore a more detailed account is 
reported.
One of the first implementations of a waveguide switch based upon a 
reflective operation was reported in early 1978 by Naitoh et al.1. The device, 
as shown in figure 2.1 was fabricated through the diffusion of Ti into LiNb03 
and consisted of a straight waveguide with a branch section and an electro­
optic region in the interception.
Without an applied bias, light coupled into guide one passes straight through 
the interception to guide three. With the application of a voltage, the refractive 
index in the region at the entrance to guide three is altered through the linear 
electro-optic effect such that the light reflects into guide two. The authors 
report that if the refractive index of the three guides is fabricated to be the 
same, an impractically high electric field is required for switching. Their 
solution was to introduce a built in refractive index bias in the interception
guide 1 
Heff=nj
ELECT
Heff=ri2
Figure 2.1 - Diagram of reflective switch by Naitoh et al.1
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region by varying the amount of Ti diffused into the different sections. The 
authors reported a rather large switching voltage of 400V for this device.
In April of the same year Soref and McMahon published a report of another 
reflective optical switch and switching network incorporating four switching 
elements to perform the 2x2 switching operation2. Figure 2.2 shows the layout 
of their switching network which was formed in a LiTa03 crystal. The device 
has eight ports although only four are proposed for use. Contrary to regular 
configurations only the reflected outputs from the switching elements are 
used. The authors claim in their work that this kind of configuration will result 
in low cross-talk, however it is at the cost of a higher loss, higher drive power, 
and larger device length. The authors reported a maximum in switched output 
power with a 550V applied voltage with an optical throughput of -11dB and 
cross-talk -16dB below this level.
light
•/ /
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Figure 2.2 - Diagram of single switching element (left) and switching matrix (rightf
Later in 1978 Tsai et al.3 reported on a device fabricated in LiNb03 and based 
upon the linear electro-optic effect. A diagram of their device is shown in 
figure 2.3. The paper introduces an important design feature in the use of 
tapered approach waveguides to the interception region. The authors claim 
that since these tapers can be designed to cause no loss or mode conversion, 
the leakage of light to the reflected output port with no voltage applied to 
device can be reduced, thus reducing crosstalk. Similar to the device by 
Naitoh et al., an imbedded lateral variation in refractive index in the
17
interception region was used with the aim of reducing the additional refractive 
index variation required for switching and therefore reducing the required drive 
voltage. Experimental results reported a bandwidth of 5.9 GHz and a crosstalk 
in the switched state of approximately -15dB with a 30V drive.
Figure 2.3 - Diagram of optical channel waveguide switch reported by Tsai, et al.3
Two years later the same research group reported a much improved version 
of the device4. A diagram of which is shown in figure 2.4.
Figure 2.4 - Diagram of improved device by El-Akkari et al.4
The authors claim that the tapers used in original device cause the device 
to be unnecessarily long and that the same efficient coupling to the 
interception region can be achieved by fabricating the refractive index 
difference between the interception region and the cladding to be double that 
between the waveguides and the cladding. The result is a much more 
compact device. Their experimental results show that switching was
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achievable with a voltage as low as 5V, with a crosstalk of -15.7dB and 1.3dB 
of loss. Their fastest device had a bandwidth of almost 12 GHz.
Towards the end of 1978 a theoretical evaluation of a total internal reflection 
switch was reported by Sheem5. The author’s main discussion related to 
technical challenges involving transferral of a previously demonstrated planar 
thin film device into a waveguide based system. The device was proposed to 
be built in either LiNb03 or LiTa03, using the linear electro-optic effect to 
produce variations in the refractive index of the material. Most of the 
discussion related to the polarisation sensitivity due to the strength of the 
effect in different crystal planes rather than the structure itself.
Various research groups have investigated TIR based switches incorporating 
quantum well structures as a means to control the material’s refractive 
index6,7,8,9’10,11. Quantum well based structures allow for large variations in 
refractive index at the cost of fabrication complexity and polarisation 
sensitivity. A large refractive index variation will however relax the requirement 
for a small interception angle which can be problematic in terms of crosstalk 
and device length.
Figure 2.5 - Diagram of quantum well based device6
The first reported device was proposed by Yamamoto et al.6 in 1985 and is 
shown in figure 2.5. The device was proposed to be fabricated in GalnAsP/lnP 
and had a theoretical RC time constant of 3.5 x 10'14 seconds, corresponding 
to an impressive bandwidth of 29THz. Three years later the same research
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group reported a fabricated device7. With the application of a 9V reverse bias 
the authors claim that the power from the reflected output power increased by 
a factor of 2.7 whilst it decreased by a factor of 10 from the transmitted port, 
demonstrating the switching operation whilst highlighting the problematic large 
accompanying change in absorption. The authors claimed that the device is 
highly polarisation sensitive due to the quantum well. A switching bandwidth 
was not reported.
A further mechanism for producing the refractive index variation required for 
switching was reported in 2005 by Zhang et al.12. Their device was fabricated 
in silicon oxynitride and incorporated an etched trench on one side of the 
reflection interface which is refilled with liquid crystal as shown in figure 2.6. 
Liquid crystal based devices have advantages of low power consumption and 
low drive voltage. The switch has three controllable switching states in which 
either TM can be reflected whilst TE is transmitted, TE reflected whilst TM is 
transmitted or both TE and TM reflected. This is a problem if polarisation 
independent switching is required and the input light contains both 
polarisations of light. Liquid crystal based devices also tend to be very slow 
and do not offer CMOS compatibility.
Figure 2 .6 - Liquid crystal based device by Zhang et al.12
The devices discussed here so far operate through refractive index changing 
mechanisms which are not available to monolithic silicon based devices as 
required for CMOS compatibility. The following devices, although not all
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silicon based, operate using either the thermo-optic or plasma dispersion 
effects, both of which are apparent in silicon.
In 2003, Cantore and Della Corte proposed a silicon based device based 
upon the thermo-optic effect13. Their device, shown in figure 2.7 takes 
advantage of the differences in thermo-optic coefficients of crystalline and 
hydrogenated amorphous silicon to create an abrupt mismatch in refractive 
index in the crossing region.
Figure 2.1 -  Silicon based thermo-optic device by Cantore and Della Corte13
With the entire device thermally stabilised at 300K a mismatch in the refractive 
index of the crystalline silicon region and amorphous silicon region exists 
causing total internal reflection of the incoming light in the crossing region. 
When the device is heated by a further 80°C the refractive indices of the two 
regions becomes equal allowing the light to pass straight through the crossing 
region. The authors predict that crosstalk and loss are less than -26dB and 
3.5dB respectively. The authors state that the bandwidth of their device is 
limited by the long time constants involved in the thermal transients and that 
approximately 1kHz should be possible.
More recently, thermo-optic TIR switches have been reported in polymer 
based photonics. In 2002, Yang et al reported the device shown in figure 2.8.
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Figure 2 .8 - Thermo-optic polymer switch by Yang et al.14
The authors mention that TIR based switches are advantageous over other 
switching structures in both wavelength independence and insensitivity to 
drive power changes. The authors mention that during heating a temperature 
gradient is produced rather than a sharp spatial step in temperature and 
therefore a corresponding index gradient will result causing the light path in 
the switched state to be curved rather than follow an abrupt reflection. To 
enable a sufficient thermal gradient to exist within the crossing region and to 
allow efficient coupling to the output waveguides, the crossing region has 
been widened to 30pm. This in conjunction with the tapered waveguide ‘horn’ 
sections also benefits the optical properties of the device in reducing cross­
talk in the un-switched state. The authors reported crosstalk less than -28dB 
with 132mW drive power. No switching speed is mentioned but it is expected 
to be relatively slow due to the use of the thermo optic-effect.
Almost six years later the same research group reported an improved version 
of the switch with optimised geometric parameters. A fibre to fibre loss of 
2.8dB and switching times of 1.5ms and 2ms for the rise and the fall 
respectively were reported, corresponding to a bandwidth of 175Hz. The 
drive power was reduced to 25mW. One of the major disadvantages of 
thermo-optic devices is the low bandwidth achievable.
Total internal reflection devices which are based upon the plasma dispersion 
effect to vary the refractive index have been reported in silicon15,16,17,18’19 and
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other materials20,21,22,23,24’25. The importance of being able to set up a precise 
and abrupt reflection interface in TIR switches has been widely recognised as 
previously mentioned, along with the problems caused by the diffusion of 
injected free carriers in achieving such abruptness. To combat this problem 
some authors have presented a simplistic solution in the use of a transverse 
injection system to improve the carrier distribution at the reflection 
interface15,16,17,18,19. A transverse injection system involves placing the 
electrodes side by side along the interception region so that, theoretically the 
majority of the injected carriers will drift between the two electrodes to set up 
an abrupt refractive index discontinuity along the middle of the interception 
region. An example of such a device can be seen in figure 2.9, the first 
reported switch of this type in silicon-on-insulator by Zhao et a l.17.
Ti/ Al electrode
n-Si
----------------  SiO,_
n*-Si substrate
Figure 2 .9 - Total internal reflection switch in SOI by Zhao et al.17
In this configuration it is expected that a significant concentration of the 
injected carriers will still diffuse across the proposed reflection interface and 
degrade the device performance. This has been confirmed by performing 
carrier injection modelling on the device by Zhao et al. using SILVACO26. A 
two-dimensional cross-section of the injection region has been reproduced 
and modelled as accurately as possible using the information given in the 
paper. The modelled electron density profile with the device under forward
SiOj
23
bias is shown in figure 2.10, significant diffusion across the desired position of 
the reflection interface can be observed.
Desired position of 
reflection interface *  I
Figure 2.10- Carrier injection modelling on the device of Zhao et al.17
Despite the gradual variation in refractive index the authors were still able to 
observe a switching operation from the device. Respectively the extinction 
ratio and insertion loss were 18.1dB and 6.3dB with a 60mA drive current. A 
switching time of 110ns was reported corresponding to a bandwidth of 3MHz.
The requirement for a barrier to prevent or restrict the diffusion of injected free 
carriers has been recognised by authors working with different material 
systems. The first example, published by Ishida et al. in 1986, was fabricated 
in InGaAsP/lnP20.
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In this device Zn diffusion is used to restrict the carriers to an ‘index variation 
region’ within the device. A diagram of their device is shown in figure 2.11. It 
can be seen that although some carrier restriction exists in the cladding layers 
of the device, carriers are still free to diffuse around the guiding core and 
therefore optimal device performance may not be achieved. A 20dB extinction 
ratio was reported with a 90mA injection current and a switching time of 20ns 
is estimated.
In 1988, Wakao et al. highlighted the importance of improving the carrier 
injection efficiency in order to be able to induce large refractive index changes 
as is typically required for switching21. The authors also discussed other 
benefits of restricting the injected carriers in improving the insulation between 
adjacent devices to allow a higher packing density and also the expected 
improvement in bandwidth. Their InGaAsP/lnP based device layout is shown 
in figure 2.12.
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Figure 2.12- Device with barrier by Wakao et al.21
The device incorporates a semi-insulating InP blocking layer in the top 
waveguide cladding to guide carriers to a certain region in the waveguide 
core. Once in the waveguide core however, no restriction exists, meaning 
that some diffusion in this layer would be likely to occur, compromising optimal 
performance. The authors claim that by making their device in smaller, single
25
mode waveguides the extinction ratio can be improved and that they would be 
able to achieve a 2GHz bandwidth with a 3mA drive current. The paper also 
mentions that the bandwidth of the device may be improved by increasing the 
switching current. This is done without the requirement of a pre-emphasis 
signal. A pre-emphasis drive signal uses a large voltage spike at the start of 
the switching pulse to rapidly induce a change in the switching state before 
resuming to the steady state voltage level once switching is complete. It is not 
advantageous to use such a drive signal since more complex electronics are 
required to generate the signal.
In 1996 Wanru et al. proposed the device shown in figure 2.1325. The authors 
used oxygen implantation in the upper waveguide cladding to produce high 
resistivity material outside of the injection region which is left un-implanted in 
order to leave a carrier injection path.
Figure 2.13 - Diagram of device incorporating 0 + Ion Implantation25
The authors state that the use of carrier confinement is advantageous in being 
able to produce a good reflection “wall”, increasing the effective index change 
produced for a given drive current and improving the isolation between 
adjacent devices. Again, the carrier restrictive structure exists in the cladding 
region only and does not extend to the waveguide core. The importance of the 
carrier injection region being ‘boundary-clear’ in both horizontal and vertical 
directions is mentioned, indicating the difficulty of forming a carrier restrictive 
structure in the waveguide core.
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Aside from overcoming the problem of free carrier diffusion, some authors 
have also looked at other methods of improving the performance of TIR 
switches. The shape of the electrode which sits on the top of the interception 
region has been the subject of papers by Nayyer et al.10 and Li et al.19. In the 
device by Nayyer et al. a curved electrode is used, as shown in figure 2.11, to 
improve the switching speed of the device.
Fig 2.11 -  Diagram of device with curved electrodes by Nayyer et al.10
The device is quantum well based with the top electrode connecting to one 
side of the quantum well such that it creates a boundary and causes 
reflections to take place. The authors claim that the curved electrode causes 
the light to be gently guided around into the ‘reflected waveguide’ in its 
switched state rather having to reflect with a smaller incidence angle meaning 
that the amount of refractive index change required for switching is reduced.
A bow-tie shaped electrode is used in the device reported by Li et al.19 as can 
be seen in figure 2.12. The authors claim that the ‘bow-tie’ shape enables the 
designers to widen the angle of interception and that device performance is 
reported to be better than those with straight electrodes. No theory of why the 
‘bow-tie’ structure improves the performance of the switch is mentioned 
although it is likely to work on a similar theory as the work of Nayyer et al.10 
since their paper is referenced. Although the shape of the electrode may 
cause some improvement to the device performance, the diffusion of injected 
free carriers would result in a distortion from the shape of the electrode to the 
actual shape of the carrier profile produced. The same theory could be applied
27
to the shape of the barrier used to confine the injected free carriers, and 
therefore the injected carrier profile would more accurately follow that desired.
In 1990 Inoue et al.23 proposed a total internal reflection based switching 
module incorporating two switching ‘Y’ junctions as shown in Figure 2.13.
Figure 2.13- Diagram of device with double ‘Y’junction switching by Inoue et al.23
The author’s claim that that since this configuration allows for the crossing 
angle to be doubled due to the effective switching angle in the ‘Y’ junctions 
being half that of the crossing, overall device length can be reduced. However 
it can be seen that these additional components would contribute significantly 
to the overall device length giving overall little or no benefit.
The authors discuss the use of their switch with a configuration as discussed 
in a previous paper by Soref and Nelson27 and shown in figure 2.14 in order to 
suppress problematic crosstalk.
Fig 2.12- Device with ‘bow-tie’ shaped electrode19
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Figure 2.14- Switching configuration discussed by Inoue et al.23
The problem of crosstalk in this type of switch and waveguide crossing 
structure is discussed frequently in the literature. This configuration uses only 
the reflected outputs from the switch with the transmitted light passing to a 
termination. The crossing angle can be increased to reduce crosstalk. When 
the switched state light is directed to one of the output fibres, there will be 
leakage but this will pass though to the termination and will therefore cause 
little crosstalk in any of the other outputs. The optical loss will be increased 
due to the leakage through to the termination and difficulty in performing 
switching due to the larger crossing angle. The space efficiency will also be 
reduced since twice as many switches are needed than in a regular 
configuration. The power consumption will also be increased since for each 
channel a switch always needs to be on.
Throughout the literature many advantages of TIR switches have been 
mentioned; wavelength insensitivity, polarisation independence, device length 
and drive power insensitivity. A variety of devices based upon carrier injection 
have been reported in silicon and other materials. Whilst in some cases 
authors have reported an improvement in device operation through the use of 
a transverse injection structure, the requirement for an abrupt and precise 
reflection interface for efficient switching is widely acknowledged and the 
problems posed by the diffusion of injected free carriers recognised. As the 
trend for modern device dimensions continues to shrink into sub-micrometer 
size waveguides the importance of being able to set up a spatially precise and 
abrupt discontinuity in refractive index and therefore carrier concentration will 
be become more apparent in carrier injection based TIR switch structures.
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Various structures have been proposed to confine the injected carriers in 
some way in order to overcome the diffusion problem and increase the 
efficiency of the device. Improved performances have been reported however 
no device to date has incorporated a diffusion barrier in the guiding layer itself. 
Currently the state of the art in a silicon-on-insulator based TIR switch has an 
extinction ratio and insertion loss of 18.1dB and 6.3dB respectively with a 
60mA drive current and a switching time of 110ns corresponding to a 
bandwidth of 3.2MHz. The following chapters will introduce two novel methods 
of incorporating a carrier restrictive barrier into the guiding layer of a silicon 
based TIR switch in order to show an improvement in device performance.
2.1 -  References
1 - Naitoh, H. et al. “Mirror-type optical branch and switch,” Applied Optics, v
17, n 1, p. 101-104, 1978
2 - Soref, R. A. and McMahan, D. H. “ Multimode 2x2 optical crossbar switch,”
Electronics Letters, v 14, n 9, p. 283-4, 1978
3 - Tsai, C. S. et al. ’’Optical channel waveguide switch and coupler using total
internal reflection,” IEEE Journal of Quantum Electronics QE-14, no. 7, p. 
513-517, 1978
4 - El-Akkari, F. R. et al. “ Electrooptical channel waveguide matrix switch
using total internal reflection,” Integrated and Guided-wave Optics 
Technical Digest, pTuE4/1-4, 1980
5 - Sheem, S. K., “Total internal reflection integrated-optics switch: A
theoretical evaluation,” Applied Optics, v 17, n 22, p. 3679-3687, 1978
6 - Yamamoto, H. et al. “Intersectional waveguide type optical switch with
quantum well structure,” Transactions of the Institute of Electronics and 
Communication Engineers of Japan, Section E, v 68, n 11, p. 737-9, 1985
7 - Ravikumar, K. G. et al. "Switching operation in intersectional type field
effect MQW optical switch,” Electronics Letters, v 24, n 7, p. 415-416, 1988
3 0
8 - Zucker, J. E. et al. “InGaAs-lnAIAs quantum well intersecting waveguide
switch operating at 1.55pm,” IEEE Photonics Technology Letters, v 2, n 
11, p. 804-6,1990
9 - Shimomura, K. et al. “Operational wavelength range of GalnAs(P)-lnP
intersectional optical switches using field-induced electrooptic effect in low­
dimensional quantum-well structures,” IEEE Journal of Quantum 
Electronics, v 28, n 2, p. 471-8, 1992
10 - Nayyer, J. and Niayesh, K. “influences of absorption loss and 
synchronization on reflection quality of optical total-internal-reflection type 
switch/modulators with curved electrodes,” Proceedings - Electronic 
Components and Technology Conference, p. 1135-1139, 1999
11 - Shimomura, K. et ai. “Analysis of semiconductor intersectional waveguide 
optical switch-modulator,” IEEE Journal of Quantum Electronics, v 26, n 5, 
p. 883-92, 1990
12- Zhang, A et al. “Integrated liquid crystal optical switch based on total 
internal reflection, Applied Physics Letters, v 86, n 21, p. 211108-1-3, 2005
13- Cantore, F and Della Corte, F. G “1.55pm silicon-based reflection-type 
waveguide-integrated thermo-optic switch," Optical Engineering, v 42, n 
10, p. 2835-40, 2003
14 - Yang, J et al. “Poiyimide-waveguide-based thermal optical switch using 
total-internal-reflection effect,” Applied Physics Letters, v 81, n 16, p. 2947- 
9, 2002
15- Liu, Y. et al. “Novel silicon waveguide switch based on total internal 
reflection,” Applied Physics Letters, v 64, n 16, p. 2079-2080, 1994
16 - Gao, Y. et al. “SiGe/Si bifurcation optical active switch based on plasma 
dispersion effect,” Electronics Letters, v 31, n 20, p. 1740-1, 1995
17 - Zhao, C. Z. et al. “Silicon-on-insulator asymmetric optical switch based on 
total internal reflection,” IEEE Photonics Technology Letters, v 9, n 8, p. 
1113-1115, 1997
18- Li, B. et al. “1.55pm reflection-type optical waveguide switch based on 
SiGe/Si plasma dispersion effect,” Applied Physics Letters, v 75, n 1, p. 1- 
3, 1999
31
19 - Li, B. and S.J. Chua, “2x2 Optical waveguide switch with bow-tie 
electrode based on carrier-injection total internal reflection in SiGe alloy,” 
IEEE Photonics Technology Letters, v 13, n 3, p. 206-208, 2001
20 - Ishida, K., et al. “InGaAsP/lnP optical switches using carrier induced 
refractive index change,” Applied Physics Letters, v 50, n 3, p. 141-2, 1987
21 - Wakao, K., et al. “InGaAsP/lnP optical switches embedded with semi- 
insulating InP current blocking layers,” IEEE Journal on Selected Areas in 
Communications, v 6, n 7, p. 1199-204, 1988
22 - Ito, F. et al. “A carrier injection type optical switch in GaAs using free 
carrier plasma dispersion with wavelength range from 1.06 to 1.55pm,” 
IEEE Journal of Quantum Electronics, v25, n 7, p. 1677-81, 1989
23 - Inoue, H., et al. “InP-based optical switch module operating through 
carrier-induced refractive index change,” Optical Engineering, v 29, n 3, p. 
191-199, 1990
24 - Oh, K-R. et al. “A very low operation current InGaAsP/lnP total internal 
reflection optical switch using p/n/p/n current blocking layers,” IEEE 
Photonics Technology Letters, v 6, n 1, p. 65-7, 1994
25 - Wanru, Z. et al. “Total internal reflection optical switch with injection 
region isolated by oxygen ion implantation,” Fiber and Integrated Optics, v 
15, n 1, p. 27-36, 1996
26 - www.silvaco.com
27 - Soref, R. A. and Nelson, A. R. “Compound optical crosspoint with low 
crosstalk,” Applied Optics, v 16, n 12, p. 3223-9, 1977
32
3 -  S ilic o n  d io x id e  b a r r ie r  d e v ic e
Two different devices are considered in this work. In this chapter a total 
internal reflection optical switch incorporating a thin silicon dioxide (S i02) layer 
to prevent the diffusion of free carriers is analysed through modelling. 
Unfortunately due to the lack of required fabrication tools (Polycrystalline 
silicon deposition and chemical mechanical polishing) it was not possible to 
produce prototype devices and therefore perform experimental analysis on a 
full device. In the next chapter a second device is introduced which 
incorporates a defect silicon barrier. This device was analysed through 
modelling, fully fabricated and tested experimentally.
Silicon dioxide is a commonly used electrical insulator in the semiconductor 
industry. Its use in the form of a thin insulating layer has already been 
demonstrated in a silicon photonic device to create a modulator with a 
capacitor like structure, allowing an accumulation of free carriers in the 
overlap of the optical mode1. In this chapter, firstly the feasibility of using a 
thin S i02 barrier will be explored, investigating any perturbation of the 
propagating optical mode and also its capability of preventing carrier diffusion. 
A method of fabrication will then be explored to ensure a suitable CMOS 
compatible process is possible. Finally device design and full device 
simulations will be performed to give an estimation of performance 
capabilities.
3.1 -  Effect o f S i02 Barrier
Firstly the ability of a thin silicon dioxide layer to restrict the diffusion of free 
carriers should be considered. The ATLAS software package from SILVACO2 
has been used to perform two dimensional electrical modelling on a test 
structure, as shown in figure 3.1. In the test structure a 2nm thick layer S i02 
layer is sandwiched between two crystalline silicon regions with background 
p-type doping 1e15 ion.cm'3 as is typical of virgin wafer material. On one side
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of the S i02 barrier, separated p+ and n+ regions are defined to produce a PIN 
diode structure. Upon the application of a forward bias, free carriers are 
injected into the upper ‘intrinsic’ region. The mesh is refined in the barrier 
region to allow for accurate modelling of the silicon dioxide layer whilst not 
adding unnecessary complexity to the rest of the structure.
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Figure 3.1 -  2D test structure for diffusion modelling
The diffusion of carriers across the thin barrier and into the lower ‘intrinsic’ 
silicon region can be analysed by taking a cut down through the device as 
depicted by the line Y-Y in figure 3.1. The carrier concentration along this line 
with a 4 volt forward bias applied to the structure is shown in figure 3.2
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The SiC>2 barrier is at the 1 pm position on the x-axis. No significant diffusion of 
carriers across the barrier into the non-active region is observed thus 
demonstrating the ability to set up an abrupt refractive index discontinuity 
across the reflection interface.
Assuming complete electrical isolation of the active region, it is possible to 
model the expected improvement in carrier profile and transient response 
within the active region of the TIR switch. Two three dimensional device 
structures have been defined in ATLAS representing a device with and 
without electrical isolation. Identical active structures are positioned in the 
lower half of the crossing region for both structures in order to form a means 
of carrier injection. In the device with isolation, the barrier is positioned along 
the middle of the crossing region of the device as shown by the blue line in 
figure 3.3. A cut of the carrier concentration is taken perpendicular in direction 
to the barrier in the middle of the device.
Figure 3 .3 - Diagram of structure for carrier profile analysis
The hole concentration along this cutline for both devices when the same 
forward bias is applied is shown in figure 3.4, almost identical profiles are also 
observed for electrons. The position of the barrier is at 0 on the X axis. To the 
left of this the upper half of the crossing is represented and to the right the 
lower half. The waveguiding region exists between -2.5 and 2.5 on the x axis.
Total internal reflection operates due to a difference in refractive index 
between two regions. In order to make efficient use of the injected carriers, 
the mismatch in refractive index between the upper and lower halves of the 
crossing should be as large and as abrupt as possible for a given drive
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condition. The carrier profile along the outline of the device without S i02 
barrier shows significant carrier diffusion to the upper half of the crossing, 
resulting in a small and gradual variation in carrier concentration (and 
therefore refractive index change). For the device with diffusion barrier, the 
injected free carriers from the p+ and n+ regions (of doping concentration 
1x1020 ions.cm'3) are prevented from diffusing to the left hand side of the 
structure by the silicon dioxide barrier. This means that the injected carriers 
are contained within the active region of the device, allowing for a higher 
achievable peak concentration. An abrupt spatial free carrier concentration 
variation along the middle of the interception region that is approximately 3 
times larger than the case without diffusion barrier also results.
Position across barrier (um)
Figure 3 .4 - Hole concentration along cut line
Next any improvement in device bandwidth is analysed. A probe point is taken 
at the middle of the crossing as shown in figure 3.5. The carrier concentration 
is then monitored after the sudden application of a forward bias.
F i g u r e  3 . 5 -  D i a g r a m  o f  s t r u c t u r e  f o r  t r a n s i e n t  s i m u l a t i o n s
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The transient response of both devices is shown in figure 3.6. The response 
time of the device with barrier is shorter, indicating a larger achievable 
bandwidth.
Time (s)
Figure 3.6 -  Transient response of devices with and without barrier
So far the capability of a thin S i02 barrier at preventing carrier diffusion has 
been shown and the potential for device performance improvement through 
use in a TIR switch demonstrated. Any negative implications or technical 
difficulties involving the barriers incorporation into the device should now be 
considered.
Firstly the effect which the barrier itself has on the propagation light will be 
modelled. Assumptions made in the Beam Propagation Method (BPM) cause 
inaccuracies when the problem being solved has a large change in refractive 
index over a short distance, such as with the case of the thin barrier where the 
refractive index changes between 3.45 (silicon) and 1.44 (S i02) and back 
again within 2nm. As a result the simulation of the barrier requires the use of a 
more comprehensive method such as the Finite Difference Time Domain 
(FDTD) method. Due to large computational demands of the FDTD method 
and the fine computation mesh required to simulate the 2nm barrier in such a 
large structure, resources were not available to model the structure in three 
dimensions. Instead a two dimensional representation of the device has been
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modelled, the results of which are shown in figure 3.7. Input light is coupled 
into the bottom left port, the propagation though the device is then observed. 
The barrier is positioned as a vertical line down through the middle of the 
crossing in the left hand image.
I-1 0
X(pm)
1.0 5 0 8 ? 0.6 § 0.4 
2 0.2 
0.0 ......................J
I
-4 -2 0 2 4 6 8 10 12 14
X (Mm)
-10
1.0 
J 0.8 ? 0.6 - 
I  0.1I 0.2 I 
0 0 0 200 400 600 800 1000 1200 1400cT(jttm)
Figure 3.7 - 2D FDTD modeling with 2nm barrier (left) and without barrier (right)
The output power (normalised to the input power) from each of the 
waveguides has then been monitored in order to quantify expected losses 
caused by the inclusion of the barrier. Without the barrier a throughput power 
of 0.65 is observed. When the barrier is included this power drops to 0.6 
corresponding to an excess loss of less than 0.35dB.
The ability to fabricate the barrier within the device will now be investigated. 
Many techniques have been reported capable of growing reliable silicon 
dioxide layers in the sub 3nm regime3’4,5,6’7. One possible method of 
producing thin vertical barriers in the device barrier is described in figure 3.8. 
First trenches are etched all of the way through the silicon overlayer to the 
buried silicon dioxide layer. The position of the edges of these trenches 
corresponds to the position of the S i02 barriers. The surface of the trenches 
can then be oxidised so that they have a thin S i02 layer on them. The 
trenches may then be refilled by LPCVD deposition of poly crystalline silicon 
and the surface planarised by using chemical mechanical polishing (CMP).
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Figure 3 .8 - Proposed barrier fabrication
It is appreciated that poly crystalline silicon has a greater propagation loss 
than crystalline silicon. However poly crystalline silicon waveguides produced 
by LPCVD deposition with subsequent annealing and chemical mechanical 
polishing have been demonstrated with losses of 34 dB/cm8. In this device the 
light propagates through a length of poly crystalline silicon of approximately 
100pm which corresponds to a loss of approximately 0.35 dB. It is also 
appreciated that the refractive index of the deposited polycrystalline silicon 
and the single crystal silicon may not perfectly match and therefore produce a 
refractive index difference on either side of the reflection interface before a 
forward bias is applied. Thermal processing can be used to reduce and 
control this difference. Further light doping or light damage formation can be 
used to tune the index to match that of the crystalline silicon as required. After 
surface planarization, conventional process steps may be performed to 
complete the device.
3.2 -  Device design
The feasibility of the incorporation of thin S i02 barriers has been 
demonstrated. Focus will now shift on to the design of the device which will 
commence with the most basic element of the device; the rib waveguide. 
Using the chosen waveguide design the passive waveguide crossing structure
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will be analysed. The electrical performance of the PIN diode region designs 
will then be examined and finally full device structures will be modelled in 
order to give an estimation of the device performance and to optimise the 
design.
3.2.1 -  Waveguide design
The concept of the rib waveguide structure has been previously discussed in 
the introduction section. In order to satisfy the requirement for zero 
birefringence and single mode propagation careful design of the waveguide 
geometrical dimensions must be performed. The propagation constants for 
the TE and TM polarisation fundamental modes vary independently as the 
shape of the waveguide is varied. Normally conditions can be found where the 
propagation constants for each polarisation are matched. A regular rib 
waveguide has three parameters which can be varied; the waveguide height, 
H, the waveguide width, W and the waveguide slab height, S.
The height of the waveguide is normally defined by the thickness of the SOI 
overlayer from which the devices are fabricated, which in this case has been 
chosen to be 4um to allow ease of coupling to the waveguides and also to 
simplify the fabrication process. The width of the waveguide is defined by the 
design on the mask and can be freely varied down to the minimum feature 
size achievable by the lithographic tools (~1um). The slab height is defined by 
the depth of the etch and can also be freely varied.
Using BeamProp an optical modelling tool from Rsoft9, the propagation 
constants for the TE and TM fundamental modes (NTE and N Tm  respectively) 
have been calculated for a range of slab heights and waveguide widths using 
a fixed 4um waveguide height. The birefringence for each case (NTE -  N Tm ) 
has then been plotted against the waveguide dimensions in figure 3.9. The 
zero birefringence condition occurs at the interception with the N t e - N t m = 0  line.
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Waveguide Width (um)
Figure 3 .9 - Rib waveguide birefringence.
Figure 3.9 demonstrates that there are many conditions which satisfy the zero 
birefringence condition. In order to select one condition the sensitivity to 
fabrication tolerances of the different geometrical solutions can be considered. 
For example consider firstly a waveguide with a width and slab height of 
2.3um and 1.71um and secondly a width and slab height of 2.8um and 
1.77um respectively. For the latter case, the same variation in fabricated 
waveguide width or slab height would cause a much lower variation in the 
birefringence and is therefore more desirable. Modal analysis will now be 
performed on these waveguide dimensions to ensure that only the 
fundamental TE and TM modes are supported.
BeamProp9 was used to perform a similar modal analysis approach as that by 
Soref et al.10. Higher order modes were excited at the start of the waveguide 
by launching the light off axis. After propagating 400um coupling losses had 
diminished and over a further 1mm the power in the first order mode could be 
monitored.
A waveguide structure with 4um height was defined initially with a fixed slab 
height of 1.77um. Figure 3.10 shows the power in the first order mode after 
the fundamental for waveguide widths of 2.8um, 3.2um and 3.4um.
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Figure 3.10 - First order power with different rib widths for TE (left) and TM (right)
Leakage of the first mode after the fundamental for a rib width of 3.6um is 
negligible for both polarisations indicating that higher order modes are 
supported. A very low leakage rate is also observed for the first order TM 
mode with a rib width of 3.2um. Significant leakage of both the TE and TM first 
order modes is observed when a waveguide width of 2.8um is used, 
suggesting that only single mode propagation is supported in this case.
A similar result is observed if the slab height is reduced. Three different slab 
heights have been modelled 1.77um, 1.52um and 1.27um. The power in the 
first order mode for all three cases can be seen in figure 3.11. The ripple in 
the data can be attributed to the mode not being completely settled in the 
waveguide and therefore slightly moving in and out of the power monitoring 
region.
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With a slab height of 1.27um, negligible power leakage can be observed for 
both polarisations. When the slab height is increased to 1.52um power 
leakage for the first order TM mode remains negligible, however leakage can 
be observed for TE. When the slab height is increased further to 1.77um 
power leakage occurs for the first order modes of both polarisations. 
Waveguide dimensions of height 4um, width 2.8um and slab height 1.77um 
have been shown through modelling to be birefringence free and single mode 
and will therefore be used for the devices of this work. In reality the fabricated' 
waveguide dimensions will be subject to certain tolerances depending on the 
tools which are used to make them. As an example CEA-LETI11 specify a 
±5nm tolerance on feature widths and a ±10nm tolerance on etching depth.
3.2.2 -  Waveguide crossing design
The TIR switch is generally formed in a waveguide crossing structure. Using 
the rib waveguide dimensions investigated above the design of the passive 
structure must be optimised in terms of crosstalk and loss.
Crosstalk describes the undesirable leakage of light to the output which 
should be ‘off’. In this type of device crosstalk in the switched (Xs) and un­
switched (Xu) states must be analysed as they are unlikely to be the same. 
The crosstalks, Xs and Xu are defined by the two expressions;
Where Pt and Pr are optical powers from the transmitted and reflected output 
waveguides respectively. Since initially passive waveguide crossing structures 
will be considered this involves the calculation of Xu. Xs shall be examined in a 
later section containing the active device modelling.
X s = 1 0 1 o g ft
l y -E3.1
-E3.2
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Waveguide crossings such as those used in this work have been shown to 
exhibit large crosstalk values when the interception angle between the 
waveguides becomes small12. This has also been confirmed by the results of 
optical modelling of passive crossing structures, shown by the black line in 
figure 3.13. Silicon rib waveguide crossings have been defined to cross at a 
variety of angles (1° to 6°). In this work we define the interception angle to be 
the angle between the propagation direction of the waveguide and a line 
running along the centre of the interception as shown in figure 3.12.
Figure 3.12- Diagram defining the interception angle
The rib height, rib width and slab height were defined as 4um, 2.8um and 
1.77um respectively with upper and lower silicon dioxide cladding layers. The 
three dimensional BPM modelling package in BeamProp9 has been used 
predict the normalised optical powers from each of the output waveguides and 
to therefore analyse the crosstalk as a function of waveguide crossing angle.
Interception Angle (°)
F i g u r e  3 . 1 3 -  M o d e l l e d  c r o s s t a l k  in  t h e  u n s w i t c h e d  s t a t e .
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The consequence of this finding is that a large interception angle will be 
required in order to obtain a low crosstalk in the unswitched state. However, a 
larger interception angle will need an increase in the magnitude of refractive 
index variation required for switching, resulting in a larger switching current.
The issues of crosstalk and transmission loss have previously been 
investigated in silicon13,14,15,16’17 and other material systems12,18,19,20. In most 
cases waveguides which intercept perpendicularly are considered with novel 
improvement schemes such as double etched14, resonant cavity15 and MMI17 
crossing regions demonstrated. Optimal interception angles have also been 
investigated13.
Aside from these approaches, the use of parabolic tapers in small angled 
crossings has been demonstrated previously in Ti:LiNb0319,20. The aim of the 
tapers is to decrease the divergence of the mode in the crossing region and to 
therefore reduce coupling into the reflected output waveguide. The tapered 
waveguide approach is advantageous over the above techniques in terms of 
fabrication simplicity and optical bandwidth.
The use of linear tapers has been modelled for the waveguide crossings of 
this work. A parameter called the taper factor (TF) has been defined as the 
factor increase in the waveguide width over a 100um propagation length;
w
TF - E3.3
Ws
Where, Wx and Ws are the waveguide widths at the crossing centre and the 
start of the taper respectively as shown in figure 3.14.
The crosstalk for waveguide crossings with taper factors of 1.4, 1.8 and 2.2 
has been calculated across the same range of interception angles, and is 
shown in figure 3.13.
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Figure 3.14- Diagram of tapered waveguide crossing
As the taper factor is increased from 1, the crosstalk at small interception 
angles (>2°) tends to decrease. For example if a crosstalk of -10dB was 
required. The minimum interception angle for a device with no taper is 
approximately 3.25°. For a device with a 2.2 taper factor, this minimum 
interception angle is reduced to approximately 1.5°.
Waveguide width (um)
Figure 3.15- Effective index of waveguides over a range of waveguide widths
Crosstalk is caused when light is scattered from the path straight through the 
crossing to the other output waveguide. Scattering can occur when an abrupt 
change in effective index is experienced by the propagating light. At the point 
at which the input waveguide meets the crossing region the waveguide width 
suddenly doubles, resulting in a mismatch in effective index. A mode solving
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program has been used to calculate the effective index for waveguide widths 
from 2.8um up to 20um, the results are shown in figure 3.15.
In a crossing with no waveguide tapers the width doubling would go from an 
initial 2.8um to 5.6um in the crossing region. Figure 3.15 shows that this 
results in a large effective index mismatch, where as with a 2.2 taper factor 
the width would go from approximately 6um to 12um which results in a smaller 
effective index change and therefore reduced scattering.
3 .2 .3 - Barrier position
The effect that the barrier has on the propagating mode, device performance 
and the required location of the reflection interface are three factors which 
should be considered in selecting the positioning of the restrictive barrier.
As previously discussed the barriers are formed at the positions of the etched 
walls, see figure 3.8. The initial concept for the device was to form a single 
barrier along the reflection interface and around the PIN diode to contain the 
injected carriers as shown in figure 3.16.
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Figure 3.16- Initial concept barrier positioning
This design consists of a PIN diode structure with two cathodes and one 
anode denoted by ‘C’ and ‘A’ in figure 3.16 respectively. The input, reflected 
output and transmitted output waveguides are denoted respectively by the
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numbers 1, 2 and 3. With this barrier configuration the PIN diode is formed in 
the polycrystalline silicon region which is undesirable in terms of carrier 
injection efficiency since the defects in the polycrystalline silicon will enhance 
carrier recombination. In order for the PIN diode to be formed in single crystal 
silicon a trench of poly crystalline silicon may be formed around its perimeter 
as shown in figure 3.17.
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| P type doped Silicon lO20 cm 3 
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|  Polycrystalline Silicon
Figure 3.17- Barrier concept with PIN diode in single crystal silicon
In this device configuration two barriers now exist around the perimeter of the 
PIN region. The effect of the barrier on the propagating mode has already 
been shown to be small, however to minimise any loses, apart from where the 
inner barrier passes along the reflection interface, the barriers are positioned 
to intercept the waveguides perpendicular to the direction of propagation. A 
small reduction in loss is also expected with this configuration since the length 
of poly crystalline silicon through which the light must propagate is reduced. A 
cross sectional view of this barrier configuration across the centre of the 
crossing region is shown in figure 3.18.
□  Intrinsic Crystalline Silicon 
|  S i0 2
| P type doped Silicon lO20 cm '3 
|  Polycrystalline Silicon
F i g u r e  3 . 1 8 -  C u t  t h r o u g h  i n t e r c e p t i o n  r e g i o n  o f  t h e  d e v i c e
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The polycrystalline silicon trenches and therefore S i02 barriers extend through 
the entire thickness of the silicon overlayer to the buried oxide layer, thus 
completely insulating the injection region form the surrounding silicon.
3.2.4 -  PIN diode structure
The PIN diode is used to inject electrons and holes into the device to provide 
electrical control of the refractive index of the material. Ideally, when the PIN 
diode is forward biased a uniform concentration of free carriers is obtained 
along the reflection interface in order to produce the refractive index mismatch 
required for reflection. The positioning of the doped regions is one factor 
which dictates the device performance in terms of the bandwidth, loss and 
injected carrier uniformity. The original design being considered had a PIN 
diode configuration as shown previously in figures 3.17 and 3.18. The doped 
regions are positioned in the slab, away from the waveguides in order to 
minimise overlap with the propagating optical mode and therefore minimise 
loss. The active region is long and thin due to the small interception angle. 
The distance between the highly doped regions is therefore large resulting in 
a slow switching speed. Carrier injection modelling has been performed to 
assess the injected carrier uniformity along the reflection interface with the 
device under forward bias. The two dimensional structure shown in figure 3.19 
was defined in ATLAS to represent the PIN diode region in the device.
Cathode Cathode
.. |N* Reflection interface N’ i ..
H H i
Anode* T . 'P
Figure 3.19- Diagram of PIN diode region
The carrier concentration along the reflection interface with an applied 10V 
forward bias has been analysed. The hole profile is shown in figure 3.20 for 
different anode lengths. A similar profile is also observed for electrons.
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Figure 3.20 -  Carrier concentration along the reflection interface
It can be seen that the carrier concentration along the reflection interface is 
highly dependent on the length of the anode and in all cases the uniformity is 
poor. A much better uniformity is achievable along the reflection interface if a 
transverse injection structure is employed as reported in several devices from 
the literature21,22,23’24’25. In this configuration, the doped regions are positioned 
side-by-side along the interception region in the device, as shown in figures 
3.21 and 3.22
□  Intrinsic Crystalline Silicon 
■  S i0 2 
| P type doped Silicon 102° cm ’ 
]  N  type doped Silicon 102° cm 1 
|  Polycrystalline Silicon
F i g u r e  3 . 2 1  -  D i a g r a m  o f  d e v i c e  w ith  t r a n s v e r s e  i n j e c t i o n  s t r u c t u r e
Anode
Cathode
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Figure 3.22 -  Cross section of the design with transverse injection structure.
The carrier concentration along the reflection interface has again been 
analysed with the device under forward bias. With a 2V applied bias the 
electron profile shown in figure 3.23 is produced along the reflection interface, 
an almost identical profile is observed for holes. With the transverse doping 
configuration the carrier profile along the reflection interface is much more 
uniform with a variation at the peak of approximately 1%. This structure is also 
expected to be superior in terms of drive voltage and bandwidth since the 
distance between the highly doped regions is greatly reduced.
The additional loss caused though the positioning of the highly doped p type 
region and aluminium contact at the top of the rib should be examined to 
ensure that it is acceptably low.
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Experimental measurements on test structures produced at the University of 
Surrey have been used to examine the additional loss caused by aluminium 
on the top surface of the waveguides. Rib waveguides were produced with 
dimensions similar to those used for the devices of this work, the fabrication 
process of which will be detailed in chapter 5. Different length metal tracks 
were then defined on different waveguides by using a lift off technique, as 
described in figure 3.24.
1. Pattern thick 
photoresist
2. Deposit aluminium
3. Acetone soak
Figure 3.24 - Process for lift off technique
Firstly thick photoresist was spun onto the sample surface and patterned such 
that different length windows were opened over the waveguides. A 100nm film 
of aluminium was then sputtered onto the surface and finally the sample was 
soaked in acetone. When acetone attacks the photoresist the aluminium on 
top comes away from the sample leaving window patterned aluminium on the 
waveguides as shown in the optical microscope image in figure 3.25 and 
scanning electron microscope (SEM) image in figure 3.26.
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Figure 3.25 - Optical microscope image of aluminium loss test structures
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Figure 3.26 - SEM image of aluminium strip on waveguide rib
Objective lenses used to free space couple broadband light of wavelength 
around 1550nm (Thorlabs ASE-FL7002 source) into and out of the waveguide 
were mounted on stages (Thorlabs NanoMax-TS) with micrometer and piezo 
control for accurate positioning of the focused light onto the waveguide facet. 
The variation in output power has been analysed with different alignment 
errors as is shown in figure 3.27. The x, y and z directions represent moving
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along, towards (or away from) and up (or down) the waveguide facet 
respectively.
Piezo steps
Figure 3.27 -  Variation in output power with misalignment
The piezo controller (Thorlabs MDT693A) allows for positioning steps of 0.1 to 
be made in all directions and it can be seen in figure 3.27 that misalignment of 
0.1 in any direction results in negligible variation in output power.
The output from each of the waveguides was maximised for both TE and TM 
polarisations and recorded. The change in optical output power with increase 
in aluminium strip length was then plotted and a linear fit applied to find the 
additional loss per unit length for both TE and TM polarisations.
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TE Polarisation
Increase in metal length (um)
Figure 3.28 - Additional loss caused by the aluminium strips for TE polarized light
TM Polarisation
Increase in metal length (um)
Figure 3.29 - Additional loss caused by the aluminium strips for TM polarized light
The recorded data for TE and TM polarized light is shown in figures 3.28 and 
3.29 respectively. For TE polarized light the effect of the aluminium strips is an 
additional loss of approximately 27dB/cm. For TM polarized light the additional 
loss is 297dB/cm. The length of aluminium region forming the anode in the 
switch is less than 100pm. This corresponds to optical losses of less than 
0.3dB and 3dB for TE and TM polarizations respectively. The loss for TM 
polarised light is higher than for TE polarised light due to a greater interaction
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of the TM polarised light with the metal layer. The reflective operation in TIR 
switches is theoretically polarisation independent, however, the losses caused 
by the metal and the doping in these specific device designs is different for TE 
and TM polarised light meaning that they will not be polarisation independent. 
This is undesirable in practical applications since greater control of the 
polarisation is required when coupling light to the device. For the first design 
iteration this is acceptable as the main purpose is to show the feasibility of the 
use of carrier restrictive barriers.
Three dimensional BeamProp9 modelling has been used to analyse the 
additional loss caused by absorption due to the carriers in the P+ doped 
region. A waveguide was defined with 100um long doped section of 
concentration 1x1020 holes.cm"3 at the top of the rib. The absorption in this 
region was calculated using the following expression developed by Soref et 
al.26,27;
Aah =6 .0x l(r l*ANh -E3.4
Where ANh is the additional concentration of holes. The computed 
fundamental mode was then launched into the waveguide and power 
monitored at the output with different dopant depths for both TE and TM 
polarised light. The additional loss was then calculated and plotted against 
depth as shown in figure 3.30.
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P-type doping depth (nm)
Figure 3.30 - Optical loss over 100um against P type dopant depth
As the doped region becomes deeper into the waveguide its overlap with the 
propagating mode increases and consequently a greater absorption is 
experienced. The additional loss is insignificant for both TE and TM polarised 
light until the doped region reaches a depth of approximately 300nm. The 
ability to produce a shallow and highly doped p type region through ion 
implantation and rapid thermal annealing (RTA) will be discussed further in 
chapter 5. The results of secondary ion mass spectrometry (SIMS) analysis 
on a test sample are shown in figure 3.31. It can be seen that at a depth of 
300nm the doping concentration is close to the original background level of 
the wafer.
Depth (nm)
F i g u r e  3 . 3 1  -  S I M S  p r o f i l e  o f  h i g h l y  d o p e d  b o r o n  ( p  t y p e )  r e g i o n
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In a similar fashion the loss caused by the highly doped n type region in the 
waveguides slab, as a function of separation from the rib, can be analysed. 
Again a similar expression produced by Soref et al. can be used to analyse 
the absorption caused by electrons;
Aae =8.5x10“18A7Ve - E3.5
Where ANe is the additional concentration of electrons.
Rib-doping seperation (um)
Figure 3.32 - Additional loss over 100um against rib-n type dopant separation
The additional loss is plotted for both TE and TM polarised light against rib- 
doping separation in figure 3.32. The resultant additional loss when the 
separation between rib and n-type doping region is at least 500nm is under 
0.2dB for both polarisations. It is undesirable to use an unnecessarily high rib- 
doping separation since this will cause a significant reduction in switching 
bandwidth. A rib to n-type region separation of 500nm is therefore utilised in 
the final designs.
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3 . 3  -  F u l l  d e v i c e  m o d e l l i n g
Combined optical and electrical modelling of the device have been performed 
in order to give an estimate of device performance and to optimise design 
parameters such as the interception angle and the taper factor. A diagram of 
the final device design and cross-sectional view through the line X-X is shown 
in figures 3.34 and 3.35 respectively.
‘ Reflected' output ‘ Transmitted’ output
waveguide waveguide
Input waveguide Buried Oxide
Inner S i02 barrier 
N type doped region
X
Cathode 
P type doped region 
Anode
Outer S i0 2 
barrier
Polysilicon
Reflection
interface
Figure 3.34 - Full device diagram
Reflection interface 
(Inner barrier)
Anode
P type doped region
N type doped region 
. Cathode
/
Buried oxide Polysilicon
F i g u r e  3 . 3 5  -  C r o s s  s e c t i o n a l  v i e w  t h r o u g h  l in e  X - X
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Earlier in this chapter the concentration of free carriers which diffuse across 
the thin S i02 barrier was shown to be negligible. Carrier injection simulation 
has therefore been performed only on the region inside of the inner barrier in 
order to significantly ease computational effort. The section of the simulated 
three dimensional structure which remains is shown in figure 3.36. A 100nm 
deep, 1pm wide P type doped region (1020/cm3) is located along the top of the 
reflection interface and a 1pm deep, 1pm wide N type doped region (1020/cm3) 
exists at the top of the slab, with ohmic connections to an anode and cathode 
respectively. A rib to n-type doping separation of 500nm is maintained for all 
device variations as a result of previous modelling. Parameters such as the 
length and width vary according to the interception angle and taper factor.
1um 2.13uml9£nm
1um
1um
770nm 100nm 100nm
Figure 3.36 - Structure for ATLAS simulation
Carrier injection simulations were performed on a matrix of devices with 
varying taper factors and interceptions angles using the ATLAS package from 
SILVACO2. The concentration of injected holes and electrons for different bias 
conditions was monitored by probing a point in the middle of the reflection 
interface. The use of a single probe point to represent the entire length of the 
reflection interface is possible due to the uniformity as investigated in an 
earlier section (see figure 3.23). The carrier concentration from the top to the 
bottom of the reflection interface however is not so uniform as shown in figure 
3.37.
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Distance from top of waveguide (um)
Figure 3.37 - Carrier concentration uniformity from top to bottom of waveguide
The total internal reflection condition is obtained in the device when the lowest 
point in the carrier concentration curve of figure 3.37 corresponds to the 
minimum refractive change needed for the input light to be incident on the 
reflection interface at greater than the critical angle. The probe point is 
therefore positioned 3um from the top of the waveguide and represents the 
carrier concentration for the entire reflection interface.
The exported free carrier concentrations from this probe point are then 
converted to changes in refractive index and absorption using the following 
expressions produced by Soref and Bennett 26,27, which are valid at a 
wavelength of 1550nm and over a range of free carrier concentrations from 
1x1017 ions.cm'3 to 1x1020 ions.cm'3;
An = Ane+An„ = -[(8 .8 x 1(T22ANe)+ (8.5x 10“18( A Y j0-8)] - E3.6
Aa =Aae +Aah = 8 .5 x l(T 18A/Ve + 6.0x IO-18AA^ - E3.7
Where An is the total refractive index change, Ane and Anh are the refractive 
index changes due to electrons and holes, Aa is the total additional 
absorption, Aae and Aah is the absorption due to electrons and holes, and ANe 
and ANh are the concentrations of electrons and holes respectively. By using 
these expressions the optical and electrical modelling can be linked together
6 1
in order to analyse the optical behaviour of the device under different forward 
bias conditions. Some of the important parameters used in the simulations are 
given in table 3.1 along with the references from which the values are 
obtained where applicable.
Table 3.1 - Parameters used for simulations
Parameter Value
Wavelength 1.55 pm
Hole carrier lifetime28 300 ns
Electron carrier lifetime28 700 ns
Surface Recombination Velocity29 200 cm/s
Firstly the crosstalk in the switched state, Xs, for devices with different 
interception angles and taper factors is analysed. With a 1.5 Volt forward bias 
applied to the PIN diode the crosstalk values shown in figure 3.38 are 
obtained. No significant taper factor dependence on the crosstalk can be 
observed in the switched state indicating that no detrimental effects on the 
drive current has been caused through the use of tapered waveguides.
Interception Angle (°)
Figure 3.38 - Crosstalk in the switched state
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Modelling has demonstrated that as the drive current is increased (due to 
increasing forward bias), the power at the output of the ‘transmitted’ 
waveguide decreases whilst the power at the output of the ‘reflected’ 
waveguide increases, as expected. The switching current can be calculated 
as the drive current required for the power in the ‘reflected’ output waveguide 
to reach 90% of its maximum value. The drive current requirement for the 
different device variations is shown in figure 3.39.
Interception Angle (°)
Figure 3.39 - Switching current
The device loss in the switched state has been calculated as the ratio of the 
power from the reflected output waveguide to the input power and is shown in 
figure 3.40. In these simulations the loss due to waveguide roughness and the 
metal contact on top of the waveguide has been neglected.
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Interception angle (°)
Figure 3.40 -  Dependence o f optical loss on interception angle and taper factor
As the interception angle of the waveguides increases the required switching 
current also increases. This is because a larger refractive index change is 
required because light is incident on the reflection interface at a smaller angle.
Interception Angle (°)
Figure 3.41 - Rise time and fall times.
The transient response of the device was analysed by probing the 
concentration of free carriers at the reflection interface at different time steps 
after the sudden application and removal of a forward bias. The rise time has
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been calculated as the time required for the power from the ‘reflected’ output 
waveguide to rise from 10% to 90% of its maximum value upon the application 
of a 1.5 V forward bias. Likewise the fall time is the time required for the 
power from the ‘reflected’ output waveguide to fall from 90% to 10% of its 
maximum value with this forward bias removed. The rise and fall times are 
shown in figure 3.41 for a range of taper factors and interception angles. For 
all device variants the fall time limits the switching bandwidth which is often 
calculated using the following expression;
t
Where, t is the longest of the rise and fall times. It can be seen that for all 
device variants the fall time is under 7ns, which corresponds to a switching 
bandwidth of 50MHz.
Observing the results obtained for an example switch with a 1.5° interception 
angle and 2.2 taper factor it can be seen that the crosstalk in the switched and 
unswitched states are approximately -17dB and -12dB respectively (Figure 
3.38, 3.13). Rise and fall times of approximately 2ns and 5ns are 
demonstrated (Figure 3.41) with a required switching current of 30mA (Figure 
3.39). If these results are compared to the current state of the art in SOI 
based total internal reflection type optical switches as detailed in chapter 2, a 
considerable performance improvement is observed. For example, the device 
by Zhou et al.23 had a switching time of 110ns and a switching current of 
60mA, values that are factors of 22 and 2, larger than the switching time and 
switching current respectively, for the device detailed here. The interaction 
length (length of the reflection interface) in the device of Zhoa et al.23 is 
190pm compared to 134pm for this device, showing a reduction in device 
footprint. However, the crosstalk in the unswitched and switched states is 
larger by 6dB and 1dB respectively. It is appreciated in these comparisons 
however, that the work of Zhoa et al. is experimental and that the device 
dimensions of this work differ to those used in the current state of the art 
where an 8pm waveguide height and width were used23.
65
3.4 -  Summary
This chapter has firstly demonstrated the feasibility of the use of thin silicon 
dioxide barriers in the guiding layer of the total internal reflection optical 
switch. Electrical modelling has shown that a thin (2nm) silicon dioxide layer is 
very effective in restricting free carrier diffusion and predicted a significant 
improvement in the abruptness and magnitude of the refractive index 
mismatch on either side of the reflection interface.
Optical modelling has shown that very little perturbation of the optical mode is 
expected to be caused by the inclusion of the barrier along the reflection 
interface. A method for fabricating the thin vertical barriers as required has 
been proposed and various techniques for reliably producing silicon dioxide 
layers around the order of thickness required was investigated.
The design of the individual components which complete the switch have 
been separately performed. Waveguide dimensions of 4um height, 2.8um 
width and 1.77um slab height have been shown, through the use of optical 
modelling, to be birefringence free and only support the propagation of the 
fundamental TE and TM modes. Problematic large crosstalk figures, typical of 
small angled waveguide crossings such as those required for the passive 
structure of a total internal reflection switch have been overcome through the 
use of waveguide tapers. This results in a reduction in required drive current.
A  ‘double’ barrier structure is preferred to a single barrier so that it is possible 
to incorporate the PIN diode into single crystal silicon whilst retaining 
complete isolation of the active regions. The barriers should intercept the 
waveguides perpendicular to the direction of the propagating light except 
where the inner barrier passes along the middle of the crossing to define the 
reflection interface.
A transverse PIN diode structure, where the p type region located at the top of 
the waveguide rib and n type doped region located in the waveguide slab, run
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side by side parallel to the reflection interface is preferred in terms of the 
uniformity of the injected free carriers, switching bandwidth and drive voltage. 
The incorporation of the highly doped p type region and metal contact at the 
top of the waveguide has been shown not to cause significant loss over the 
propagation lengths required in the active region.
Full device simulations have predicted a switching bandwidth of at least 
50MHz for all of the design variants considered. An example device has been 
compared to the current state of the art in SOI based total internal reflection 
type optical switches, and is superior in switching time and current by factors 
of 22 and 2 respectively. A shorter device length is also required allowing 
more efficient use of silicon area.
Although a fabrication process has been proposed that is not only feasible but 
also CMOS compatible, some crucial process steps are not possible within 
this project due to the absence of the required processing tools, namely 
polycrystalline silicon deposition and chemical mechanical polishing (CMP). In 
the next chapter, a second carrier diffusion barrier concept will be introduced, 
the fabrication process for which is fully achievable with the tools available. A 
fabricated version of that device would provide experimental evidence to 
support the requirement of a carrier restrictive barrier in the guiding layer of 
the device. For these reasons the fabrication of this device has not been 
performed.
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4 -  Defect barrier device
A second version of the device with a free carrier diffusion barrier consisting of 
defective silicon will now be introduced. It is well known that defective silicon 
has a lower free carrier lifetime due to the increased concentration of 
recombination centres. Free carriers present in a region of defective silicon 
will therefore effectively recombine at a faster rate than in non-defective 
silicon and as a result the lengths over which the carriers diffuse will be 
reduced. The resulting spatial free carrier concentration variation will be more 
abrupt such as required at the reflection interface of a total internal reflection 
switch.
A region of defective silicon could be therefore incorporated into the switch 
design to form a barrier to diffusing carriers, improving the magnitude and 
abruptness of the refractive index mismatch at the reflection interface and 
thus improving switching performance. The proposed position of the barrier, 
as shown in figure 4.1, is the same as with the S i0 2 barrier described in the 
previous chapter, completely surrounding the PIN diode region but most 
importantly running along the middle of the reflection interface.
Reflected 
Output Waveguide
i
_ N+ Region 
Cathode
Input Waveguide Buried Oxide
Figure 4.1 -  Defective silicon barrier in TIR switch
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The aim of this chapter is to firstly investigate the feasibility of incorporating a 
region of defective silicon into the total internal reflection switch, along the 
non-active side of the reflection interface to prevent carrier diffusion. A study 
of the materials electrical and optical properties will be performed using 
different process conditions. Expected improvements in the free carrier profile 
at the reflection interface will then be reported. A device design process will 
subsequently be performed, leading to the work of the following chapter which 
will describe the fabrication of test samples.
4.1 -  Defective silicon and its formation
There are several ways of producing defective silicon, one of which is through 
the implantation of accelerated ions. One major advantage of this method is 
the ability to selectively damage certain regions by depositing and patterning 
masking material capable of blocking the implant. In this project silicon has 
been used as the ion for the implantation in order to avoid any chemical 
effects. When accelerated ions are implanted into a crystalline material such 
as silicon, they will collide with the host atoms possibly removing them away 
from lattice sites, hence distorting the crystal structure. As the implantation 
dose is increased the concentration of these defects increases until a 
saturated condition has been reached where there is no crystal order 
remaining. The material in this state can then be said to be amorphous.
Once amorphised, the optical properties can be recovered to some extent 
through the use of a subsequent thermal process. In silicon-on-insulator (SOI) 
complete amorphisation of the overlayer will leave no seed to allow solid 
phase epitaxial regrowth of single crystal material during the thermal process. 
Instead random nucleation will occur, which results in the formation of poly 
crystalline silicon. The advantage of using this full amorphisation and thermal 
process technique to form defective silicon is that a uniform concentration of 
defects can be produced and the optical properties of the material can be 
recovered.
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There are three main material properties which must be studied in order to 
discover the feasibility of using a defective silicon barrier in the TIR switch. 
Firstly, the refractive index of the defective regions should be not too 
dissimilar to that of single crystal silicon otherwise reflection of the input light 
may be caused without applied bias. Secondly, the free carrier lifetime must 
remain short enough to cause a sufficiently large and abrupt spatial variation 
in the free carrier concentration. Finally the optical loss must not be 
significantly high. In the next few sections of this chapter, experimental work 
performed and literature data will be presented in order to investigate the 
material properties of the polycrystalline silicon formed.
4.2 -  Defect barrier feasibility and modelling
4.2.1 -  Free c a rr ie r  life tim e  o f  d e fe c tive  s ilic o n
In this experiment the free carrier lifetime of silicon with ion implantation 
induced amorphisation and subsequent thermal processing was measured. 
Silicon-on-insulator with 110nm thickness overlayer and 200nm thick buried 
oxide layer was chosen due to the availability of the material and ease of 
amorphisation. The implantation conditions required to produce amorphisation 
were determined using TRIM, an ion implantation simulation package based 
upon the binary collision model and Monte Carlo statistics. A dose of 1e15 
ions.cm'2 at an energy of 100keV was found to be sufficient to cause a 
saturated concentration of defects. The sample was positioned with 22 
degrees rotation and 7 degrees tilt to the beam to minimise channelling and 
therefore maximise the damage generation in the overlayer. The sample 
stage was cooled with liquid nitrogen to minimise damage annihilation due to 
heat generated during the implantation. The sample was then cleaved and 
sections annealed in an RTP furnace at 700 and 900 degrees for 10 minutes 
to form the poly crystalline silicon. As well as these samples, one sample was 
left unimplanted and another unannealed.
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Measurements were carried out in the optical pump-probe facility in the 
University of Surrey’s femto-second laser laboratory. Optical pump-probe 
measurements involve the use of a high power pump laser beam used to 
generate a density of free carriers in the sample. This density of free carriers 
will cause a change in the refractive index of the material and therefore a 
change in the reflectivity of any light incident onto the surface of the sample. 
The reflectivity can be sensed by tapping off a small proportion of the pump 
beam and making it incident upon the sample surface, and then detecting the 
power of its reflection, see figure 4.2.
Figure 4 .2 - Simplified optical pump probe measurement set up.
The high power laser source is pulsed allowing for the generated density of 
free carriers to decay. The line of the probe beam contains a variable delay 
stage so that the probe pulse can be adjusted to arrive at the sample surface 
at different times after the pump beam has arrived and to therefore sample the 
decay in free carrier concentration over time.
Figure 4.3 shows the normalised reflected power from the different sample 
surfaces at different points in time after the pump pulse had switched off. At 
Ops carriers are generated in all samples resulting in the normalised drop in 
reflected power to reach -1. In the unimplanted sample the level of the 
reflected power remains low throughout the entire range of the delay stage 
indicating a long carrier lifetime, as expected. In the amorphous sample, after
73
the initial drop in power a very fast recovery in the reflected power is observed 
indicating a very short free carrier lifetime (in the order of ps). The decay time 
then tends to increase with the anneal temperature, however it can be seen 
that even after annealing at 900°C for 10 minutes the lifetime remains within 
approximately 50ps.
Time (ps)
Figure 4 .3 -  Results o f optical pump-probe measurements.
4 .2 .2 -  R e frac tive  in d e x  o f  d e fe c tive  s ilic o n
In this experiment the refractive index of silicon with ion implantation induced 
amorphisation and subsequent thermal processing was measured. As 
previously mentioned, a significant refractive index mismatch between that of 
the defective silicon and that of single crystal silicon could cause light to be 
reflected off of the interface between the two regions even in the absence of a 
forward bias. It is therefore important to ensure that the optical properties of 
the defective silicon can be sufficiently recovered through the use of a thermal 
process.
The refractive index change caused by damage induced from implanting 
different ions into silicon has been reported by Pelaz et a l.1 and is repeated 
here in figure 4.4. The authors mention that as the implantation dose is
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increased simple defects are produced at first. This results in a slow rise in 
refractive index which corresponds to region I in figure 4.4. The authors then 
mention that as the implantation dose is increased further the material starts 
to contain both damaged crystalline silicon and pockets of amorphous silicon 
resulting in a rapid increase in refractive index with dose (region II). Finally 
after a certain dose a saturated concentration of defects (amorphisation) is 
achieved and therefore the refractive index stops increasing (region III). 
Although no data is shown in figure 4.4 for the implantation of silicon ions, the 
trend in the data is ion mass dependent and therefore silicon would be 
positioned between neon and argon. No data could be found in the literature 
of how the refractive index changes with a subsequent anneal step, instead 
this has been studied experimentally.
Dose (cm 2)
Figure 4 .4 - The refractive index change cause by ion implantation damage1
The same starting material and implantation conditions as for the free carrier 
lifetime measurements were used to create amorphous material. The SOI was 
then cleaved into samples each annealed at a different temperature 275°C, 
475°C and 700°C for 10 minutes. The material was then sent, along with an 
un-implanted sample and an un-annealed sample to our collaborators at 
McMaster University in Canada who sourced a vendor for ellipsometry 
measurements at a wavelength of 1550nm. The data points for these 
measurements are shown in figure 4.5.
The ellipsometry results show that the as-implanted sample has a refractive 
index approximately 0.37 higher than that of single crystal silicon this is
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consistent with the findings of Pelaz et al.1. Following low temperature 
annealing at 275°C and 475°C some recovery of the refractive index is 
observed due to relaxation of the material. After annealing for 10 minutes at 
700°C and above the refractive index had recovered close to that of single 
crystal silicon, however despite repeated requests to the ellipsometry vendor 
the results for the un-implanted sample were never obtained and therefore a 
direct comparison cannot be made.
Anneal temperature (°C)
Figure 4 .5 -  Results o f ellipsometry measurements.
4 .2 .3 -  O p tica l lo s s  o f  d e fe c tive  s ilic o n
So far it has been shown that by annealing amorphised SOI, at least at 700°C 
for 10 minutes, the refractive index recovers close to that of single crystal 
silicon and that a short free carrier lifetime is maintained when annealing up to 
900°C for 10 minutes. This gives a window of at least 200°C where the 
material properties are as required in terms of free carrier lifetime and 
refractive index. The final material property to consider is the optical loss of 
the resultant polycrystalline silicon.
No literature values could be found of the optical loss of poly crystalline silicon 
formed in this way. Work of our collaborators in McMaster University in
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C an ad a  has h ow ev er su g g e s te d  additional lo s s e s  o f  approxim ately  1 .1d B /cm  
and 1 .6dB /cm  for TE and TM polarised  light respectively2 in material which 
had b een  thermally p r o c e s s e d  at 9 0 0 °C  for 10 m inutes.
T h e length o f  barrier material through w hich the light n e e d s  to p rop aga te  in 
the TIR sw itch es in the w orst c a s e  is approxim ately  260um . Using the a b o v e  
lo ss  figures, this w ould co rresp on d  to negligible optical lo s s e s  o f 
approxim ately  0 .03d B  and 0 .04d B  for TE and TM polarised  light respectively . 
It is therefore con c lu d ed  that the optical lo ss  ca u se d  by the d e fe ct  barrier 
region  w ould not be  significant.
4.3 -  Defect barrier in device
T h e  rea son  for the barrier is to prevent the diffusion o f  carriers laterally from  
the active region . T he e ffe c t iv e n e ss  o f  the barrier at im proving the injected 
free  carrier profile a c ro s s  the intended reflection interface will now  be 
p resen ted , b a sed  on  sim ulations in A TLA S. At this s ta g e  it is con ven ien t to 
u se  a 2D  approxim ation o f  the structure to allow  m any variations o f  the d ev ice  
to b e  sim ulated in a rea son a b le  time. T h e 2D  structure to be  u sed  is a c r o s s -  
section al cut through the cen tre o f  the structure show n  in figure 4 .1 , this can 
b e  s e e n  in figure 4 .6 .
Anode
Defect 
Region
Buried Oxide Active
Region
Figure 4.6 - Cut through center o f device with defect barrier.
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T he overall height o f  the silicon is 1.5um  the slab height is 0 .6um  and the 
w a v egu id e  width 6um . T h e interface b etw een  the d e fectiv e  silicon and single 
crystal silicon is positioned  at the m iddle o f  the interception. On the right hand 
s id e  o f  this interface, in the single crystal silicon region, a PIN d iod e  structure 
ex ists in order to inject free  carriers into the active region . T h e d e fective  
region  w a s  defined  in the sim ulations with carrier lifetim es o f  1ps, 5ps , 10ps, 
5 0 p s , 100p s, 5 0 0 p s , 1ns and 5ns. T h e  surrounding silicon w a s  defined  to 
have a free  carrier lifetime a lso  o f  5n s w hich is a typical va lue in u n dam a ged  
silicon w a v eg u id es  o f  this s iz e 3. Figure 4 .7  sh ow s  the electron  profile in the 
d e v ic e s  with a 1.2 volt forw ards bias applied with different free  carrier 
lifetim es. A  similar profile is o b se rv e d  for holes. In the structure with d e fect  
region  o f  free  carrier lifetime the sa m e  a s  the surrounding silicon (5n s) 
significant diffusion to the left hand side  o f  the structure is ob se rv e d . A s the 
carrier lifetime in the d e fe c t  region  is red u ced , carrier diffusion from  the active 
region  to the left hand s id e  o f  the structure red u ces .
Figure 4.7 -  Injected electron profiles with different free carrier lifetimes
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N ext the carrier con cen tration  laterally a long  a line half w ay  up the w a v egu id e  
w a s  extracted  from  the sim ulations. This w a s  then con verted  to refractive 
index variation distribution using the ex p ress ion  p rod u ced  em pirically by S o re f 
et al.4,5 at a w avelength  o f  1550nm .
An = Ane + Anh = -(8.8 x 10"22 ANe + 8.5 x l ( r 18(AA^ )08) - E 4.1
T h e refractive index ch a n g e  a s  a function o f  the position a c r o s s  the reflection 
interface is show n  in figure 4 .8 . T h e d a sh ed  line represen ts the position o f  the 
reflection interface.
Distance across reflection interface (um)
Figure 4.8 - Refractive index change across the reflection interface
T h e simulation results sh ow n  in figures 4 .7  and 4 .8  dem on strate  that a s  the 
free  carrier lifetime o f  the d e fe c t  region  is red u ced  the abru ptn ess and 
m agnitude o f the variation in carrier concentration  (and therefore refractive 
index ch a n g e ) is in crea sed . T h e  en h a n cem en t in the abru ptn ess and 
m agnitude o f  the refractive index ch a n g e  is dem onstrated  further in figures 4 .9  
and 4 .1 0 . T he m agnitude o f  the spatial refractive index ch a n g e  variation can  
b e  better com p a red  if the d ifferen ce  in the refractive index ch a n g e  2 .5um  
either side  o f  the reflection interface is ca lcu lated , a s  sh ow n  in figure 4 .9 .
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Figure 4 .9 -  Magnitude o f refractive index change variation
Figure 4 .9  sh o w s  that d ecrea s in g  the free  carrier lifetime from  5n s to 5 0 0 p s  
y ields a substantial in crea se  in the refractive index ch a n g e  variation 
m agnitude. D ecreasin g  the free  carrier lifetime beyon d  10 p s results in a slight 
reduction in the m agnitude o f  the refractive index ch a n g e  variation a c r o s s  the 
reflection interface. This is be lieved  to b e  d u e  to the d e fe c t  region  having an 
in crea sed  e ffe ct on  the free  carriers in the active region , cau sin g  an e n h a n ced  
diffusion tow ards the barrier and therefore  reducing the concentration  without 
any further im provem ent in the reduction  in the carrier concentration  in the 
d e fe c t  region .
T h e abru ptn ess o f  the refractive index ch a n g e  variation ca n  be  an a lysed  by 
differentiating the refractive index ch a n g e  with resp ect to its position a c ro s s  
the reflection interface, x. T h e  value, dn /d x  has b een  extracted  at the peak  for 
e a c h  lifetime and is plotted in figure 4 .1 0 , w hich sh o w s  that a s  the free  carrier 
lifetime o f  the d e fe c t  region  is red u ced , the abruptness o f  the refractive index 
ch a n g e  variation in crea ses . T h e  m ost substantial im provem ents are obtained  
w h en  the lifetime is red u ced  from  5 n s to 10ps.
5ns 1ns 500ps 100ps 50ps 10ps 5ps 1ps 
Carrier lifetime
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Figure 4.10 -  Abruptness o f refractive index change variation
Next, the perform an ce  o f  the d ev ice  in the sw itched state will b e  m odelled  with 
the barrier region  defined  with different free  carrier lifetim es. T h e refractive 
index ch a n g e  profiles sh ow n  in figure 4 .8  have b een  im ported into B eam P rop  
and m odelled  on  a d e v ice  with a 1 .5  d e g re e  interception an g le  and a taper 
fa ctor  o f  6. T h e  crossta lk  in the sw itched  state is defined  as:
W h ere  P t is the p ow er from  the transm itted output w a v eg u id e  and P r is the 
p ow er from  the reflected  output w a v eg u id e . Ideally the crossta lk  value is a s  
low  a s  p oss ib le . Figure 4 .11 sh o w s  the results o f  this m odelling. T he crossta lk  
value from  the d e v ice  with a 5 n s  carrier lifetime in the barrier region  (i.e. 
d e v ice  with no barrier) is positive m eaning that p ow er h as not b een  
transferred from  the transm itted to  the reflected  output w a v eg u id es  and 
therefore a sw itching operation  is not ob se rv e d  at this b ias voltage. A s  the 
free  carrier lifetime o f  the d e fe c t  region  is d e c re a s e d  ev en  by just a fa ctor  o f  5, 
to 1ns a significant im provem ent in the switching operation  is o b serv ed , with 
the crossta lk  n ow  at approxim ately  -8dB . Further im provem ents in the
- EQ 4 .2
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crossta lk  are o b se rv e d  a s  the carrier lifetime is red u ced  further until a lifetime 
o f  approxim ately  5 0 p s  is rea ch ed , b ey on d  which the crossta lk  b eg in s  to 
in crea se  again  slightly. T h e s e  m odelling  results sh o w  that for a given b ias 
vo lta ge , significant im provem en ts in the sw itching operation  ca n  b e  a ch iev ed  
through the u se  o f  a d e fe c t  barrier. A  free  carrier lifetime o f  approxim ately  
5 0 p s  is pred icted  to b e  optim al in reducing crossta lk  in the sw itched  state.
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Figure 4.11 -  Switched state crosstalk (at 1.2V) with different carrier lifetimes defined
for the barrier region.
P reviously  in this ch apter it w a s  sh ow n  that from  a fabrication  point o f  view , 
material o f  free  carrier lifetime in that region is ob ta in ab le  through ion 
implantation and su b se q u e n t annealing .
4.3.1 -  E x te n d e d  A n o d e
It w a s  o b se rv e d  that a slight im provem en t in the abru ptn ess and m agnitude o f 
the refractive index ch a n g e  variation a c r o s s  the reflection interface w a s  
obta in ab le  by extending the a n o d e  con ta ct metal on to  the intrinsic silicon 
region  ad jacen t to the p+ d o p e d  region , a s  sh ow n  in figure 4 .1 2 . S in ce  the 
material in con ta ct with the m etal in this region  is not d o p e d , a Schottky 
junction  will b e  p rod u ced  and therefore  w hen  a forward b ias is applied , free  
carriers are repelled  a w ay  from  this region .
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Anode
Figure 4.12 - Cut through centre o f device with extended anode.
T he structure sh ow n  in figure 4 .1 2  has b een  defined in A TLA S a s  well a s  o n e  
without the ex ten d ed  a n o d e  for com p a rison  p u rp oses . T h e in jected electron  
profiles in the d e v ice s  with a 1.5 volt forw ard bias applied are show n  in figure
4 .1 3 . N ote that in the c a s e  o f  the ex ten d ed  a n o d e  the e le ctrod e  a lso  con tacts  
to the u n -d op ed  silicon on  the other s id e  ca th od e  to sh ow  how  the carrier 
diffusion can  a lso  b e  better restricted there.
Figure 4 .1 3 -  Electron profile with and without extended anode
T h e carrier con cen tration s laterally a long  a line half w ay  up the w a v egu id e  
w ere  again extracted  from  the sim ulations and con verted  to refractive index
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ch a n g e  and are plotted in figure 4 .1 4 . Again the d a sh ed  line indicates the 
position o f  the reflection interface.
Distance across reflection interface (um)
Figure 4.14 - Refractive index change across the reflection interface
It can  be  s e e n  in Figure 4 .1 2  that the refractive index ch a n g e  variation is m ore 
abrupt and larger in m agnitude with the a n o d e  exten d ed . A nother m otivation 
for extending the a n o d e  relates to simplifying the fabrication p ro ce ss , a s  in the 
c a s e  o f  the ex ten d ed  a n od e , not only is the feature s ize  larger but the via etch  
d o e s  not n eed  to be  s o  critically aligned on to  the d op ed  region.
S o  far the im provem ents in the abru ptn ess and m agnitude o f  the refractive 
index ch a n g e  variation a c r o s s  the reflection interface have b een  show n  to be  
optim al w hen  the free  carrier lifetime o f  the barrier region  is in the region o f  10 
to 100p s. Extending the a n o d e  on to  the d e fe c t  region has a lso  b een  sh ow n  to 
c a u s e  an im provem ent whilst sim plifying the fabrication p ro ce ss . Experim ental 
work h as show n  that through the u se  o f  ion implantation and su b seq u en t 
thermal p rocess in g  the free  carrier lifetime o f silicon can  b e  red u ced  into the 
a b o v e  m entioned  optim al im provem ent w indow , whilst recoverin g  the 
refractive index to c lo s e  to that o f  single  crystal silicon. N ow  that feasibility o f  
the d e fe c t  barriers form ation, u se  and im provem ent has b een  show n , the 
d iscu ss ion  will m ov e  on to  the d e v ice  des ign .
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4.4 -  Device design
This section  d e s c r ib e s  the d e v ice  des ign . Firstly the m ost fundam ental 
com p o n e n t o f  the d ev ice , the rib w a v eg u id e  is m odelled  to find d im en sion s 
w hich are both polarisation in depen d en t and permit only single  m o d e  
propagation . After this the w a v eg u id e  cross in g  structure will be  exam ined  to 
en su re  that low  crossta lk  is a ch iev ed . Finally the position  o f  the barrier and 
d o p e d  reg ion s will b e  d is cu s se d .
4.4.1 -  W avegu ide  d e s ig n
A s d is cu s se d  in a prev ious chapter, the w a v egu id e  shou ld  b e  d es ig n ed  to be  
polarisation in depen d en t and to on ly  permit single m o d e  propagation . T he 
s a m e  m odelling ap p roa ch  a s  u sed  with the S i0 2 barrier d e v ice  will b e  u sed  
h ere to an a lyse  the m odal and polarisation properties o f  the rib w av egu id e . In 
the prev ious chapter, the S i 0 2 barrier d ev ice  w a s  b a s e d  on  4um  material to 
a llow  e a s e  o f  coupling  and to simplify fabrication. With this version  o f  the 
d e v ice  it is preferable  to u se  a thinner SOI overlayer in ord er to red u ce  the 
implantation en erg y  and num ber o f  chain implants required to am orph ise  the 
overlayer and a lso  to red u ce  the th ickn ess o f  the material required to m ask  
the implantation. T h e th ickn ess o f  SOI overlayer, and th erefore w a v eg u id e  
height u sed  for this d e v ice  h as b een  c h o s e n  to b e  1.5um . T h e width o f  the 
w a v eg u id e  is defin ed  by the d es ig n  on  the m ask  and can  b e  freely  varied 
dow n  to the lithographic limitations ~1um . T he slab  height is defin ed  by the 
depth  o f  the etch  u sed  to p rod u ce  the rib w a v egu id e  and can  a lso  be  freely  
varied.
T h e d ifferen ce  in the propagation  con stan ts  for the TE and TM polarisations 
(N jE and  NTm respectively) a s  ca lcu lated  by B eam P rop  is sh ow n  in figure 4 .15 . 
Polarisation in d ep en d en ce  o c cu r s  at the interception with the y=0 line a s  
indicated by the thick d a sh ed  line.
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Waveguide rib width (um)
Figure 4 .1 5 -  Polarisation dependence simulations for a 1.5um high rib waveguide
Figure 4 .1 5  d em on stra tes  that polarisation in d ep en d en ce  is p oss ib le  for slab  
heights o f  500nm  and 600nm ; h ow ev er  the polarisation in d ep en d en ce  is 
m uch  le ss  sensitive to fabrication to le ra n ces  in the rib width with the latter and 
therefore a w a v egu id e  with a rib width o f  1um and slab  height o f  600nm  is 
preferred.
M odal analysis has then b een  perform ed on  a rib w a v eg u id es  with the target 
d im en sion s (H =1.5um , W = 1u m  and S h = 6 00n m ) and a lso  d im en sion s around 
th ese  (H =1.5um , W = 1 .5u m , S h = 6 00n m  and H =1.5um  W =1um  and 
S h = 4 00n m ).
T h e first higher order m o d e  after the fundam ental is launched  into the 
w a v egu id e . After approxim ately  100um  any lo s s e s  du e to the coupling have 
dim inished and the leak a ge  o f  the higher order m od e  can  be  exam ined . 
Figure 4 .1 6  sh o w s  the optical p ow er in the w av egu id e  norm alised to the 
p ow er at 100um , at different points after this a long  the w a v egu id e  for TE 
polarised  light.
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Propagation length (um)
Figure 4 .1 6 -  Leakage o f the first higher order mode for TE polarised light
Figure 4 .1 6  d em on stra tes  that for target d im en sion s the optical lo ss  o f  the first 
higher order m od e  is very  large and therefore th ese  w a v egu id e  d im en sion s 
ca n  b e  con sid ered  to be  single  m od e . For the c a s e  o f  the w a v eg u id es  with rib 
width 1.5um  or slab  height 400n m  the propagation  o f  the first higher order 
m od e  is supported  and therefore the lo ss  is negligible. Figure 4 .1 7  sh o w s  the 
c a s e  for TM polarised  light.
Propagation length (um)
Figure 4.17 -  Leakage of the first higher order mode for TM polarised light
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N egligible p ow er d e c a y  o f  the first h igher order m od e  o f is o b se rv e d  for the 
w a v egu id e  with width 1.5um  and the w a v egu id e  with slab  height 400n m . A 
sm all d e c a y  in p ow er is h ow ev er  o b se rv e d  for the w a v egu id e  with target 
d im en sion s. T he d e ca y  rate o f  the p ow er in the first higher order m od e  has 
b een  an a lysed  further by plotting the output pow er in dB norm alised to the 
p ow er after 100um  o f propagation , against the propagation  length after this 
100um  point, a s  sh ow n  in figure 4 .18 .
Propagation length (um)
Figure 4 .1 8 -  Leakage o f the first higher order mode for the target waveguide
dimensions (TM polarised light)
A linear fit has b een  applied  to the data and it is found that after a further 
100um  o f  propagation  the p ow er has d e ca y e d  by approxim ately  0 .33d B , 
which co rre sp o n d s  to a large loss  rate o f  33d B /cm . T h e target w a v egu id e  
d im en sion s can  therefore be  con s id ered  single m od e  for both TE and TM 
polarisations.
This section  has sh ow n  that both polarisation in d ep en d en ce  and single m od e  
propagation  is obta inable with a rib w a v egu id e  o f d im ension  1.5um  height, 
1um width and 600nm  slab  height.
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4 .4 .2  -  Input ta p er  c o u p le r s
By tapering the w a v egu id e  width to b e  larger tow ards the e d g e s  o f  the chip 
the am ount o f  light w hich ca n  b e  cou p led  into the w a v egu id e  ca n  be  
in crea sed  du e to the greater su rface  area . T he taper des ign  shou ld  be  
carefully con s id ered  s o  that it d o e s  not itself c a u s e  optical lo ss  and is not 
significantly long. T h e starting width in this c a s e  is defined  to be  5um  and 
ending width 1um. B eam P rop  h as b een  u sed  to m odel the optical output 
p ow er with different taper lengths a s  sh ow n  in figure 4 .1 9 . It can  b e  s e e n  that 
taper lengths a b o v e  200um  c a u s e  negligible loss . A s there is sufficient s p a c e  
on  the m ask  a taper length a s  long a s  500um  is p oss ib le  and is therefore to 
be  u sed . B etw een  the taper and the e d g e  o f  the chip a section  o f  5um  w ide 
straight w a v egu id e  is to b e  u sed  s o  that slight errors in polishing angle  or 
polishing too  far into the chip will not result in a d ev ice  to d ev ice  variation in 
the target input w a v egu id e  width.
Taper length (um)
Figure 4 .1 9 -  Modelled taper loss against length 
4.4.3 -  W avegu ide  c ro s s in g  d e s ig n
A s previously  d escr ib ed , the total internal reflection optical switch is b a sed  
upon  a w a v egu id e  cross in g  structure w h ere  the output light is sw itched 
betw een  the transmitted and reflected  output w a v egu id es .
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Ideally in a p a ss iv e  state, all o f  the input light will p a s s  to the transmitted 
output w av egu id e . Any lea k a g e  o f  this light to the reflected  output w a v egu id e  
is ca lled  crossta lk  and shou ld  b e  m inim ised. It w a s  dem on strated  with the 
S i 0 2 barrier d ev ice  that sha llow  an gled  w a v egu id e  c ross in g s  with low 
crossta lk  cou ld  b e  obta ined  if the w a v eg u id es  w ere tapered  outw ards tow ards 
the crossin g  reg ions. B ea m P rop  will be  u sed  here to m odel a variety o f  
cross in g  an g les  and tapers in order to find th ose  suitable for u se  in the switch.
With the S i 0 2 barrier d ev ice  the taper length w a s  fixed at 100um , h ow ev er in 
this c a s e  it w a s  found that in order to red u ce  crossta lk  to approxim ately  -10dB  
for a range o f  sm all interception a n g les , a longer taper w a s  required. F igures 
4 .2 0  and 4.21 sh ow  crossta lk  aga inst cross in g  angle  and for a taper factor o f  
7 with various taper lengths for TE and TM polarised light respectively .
Interception Angle (°)
Figure 4.20 -  Crosstalk against crossing angle and various taper lengths for TE
polarised light
Figures 4 .2 0  and 4.21 dem on strate  that a s  the taper length is in crea sed  the 
crossta lk  generally  d e c r e a s e s . T h e fluctuation in the crossta lk  o b se rv e d  at 
large interception a n g les  in figure 4 .2 0  can  be  attributed to background  n oise  
ca u se d  by stray light interacting with the pow er m onitoring region o f  the 
sim ulation and the p r e s e n ce  o f  residual higher order m o d e s . T he overall
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d ev ice  length should  a lso  b e  con s id ered  a s  an important factor w hen selectin g  
the taper length. For this rea son  the taper length has b een  set a s  250um .
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Figure 4.21 -  Crosstalk against crossing angle and various taper lengths for TM
polarised light
U sing a taper length o f  250um , taper fa ctors in the range o f  6 to 10 have b een  
investigated against cross in g  an g le  a s  sh ow n  in figures 4 .2 2  and 4 .2 3  for TE 
and TM polarised  light respectively .
Interception Angle (°)
Figure 4.22 -  Crosstalk against crossing angle for a variety o f taper factors (TE
polarisation)
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Figure 4.23 -  Crosstalk against crossing angle for a variety o f taper factors (TM
polarisation)
It can  be  ob se rv e d  that in the interception angle region from  1.5° to 3° a lot o f  
fluctuation in the m odelled  crossta lk  is pred icted . For ex a m p le  at an angle o f 
2° the crossta lk  obta ined  with a taper factor o f  6 is le ss  than with a taper 
factor o f  10, how ever, at an an g le  o f  2 .5  ° the crossta lk  obta ined  with a taper 
factor o f  10 is le ss  than that with 6. T h e variation in crossta lk  with interception 
an g le  and taper fa ctor  can  be  attributed to the excitation and interaction o f 
higher order m o d e s  in the interception region o f the d ev ice . Higher order 
m o d e s  are excited  at the point at which the input w a v egu id e  re a ch e s  the 
interception region  d u e  to the abrupt ch a n g e  in w a v egu id e  d im en sion s. 
Increasing the taper factor h elps to su p p ress  the excitation o f  th ese  higher 
order m o d e s  at this point how ever, the in crea sed  tapering a lso  c a u s e s  the 
interception region  to be  lon ger which is undesirable in term s o f  the lengths 
ov er  w hich th ese  higher order m o d e s  can  interact. T h e  interception region  is 
a lso  lon ger for sm aller interception an g les . Different taper factor and 
interception an g le  com bin ation s will result in a different d e g re e  o f  excitation 
and interaction o f  the high order m o d e s  in the interception region  w hich will in 
turn c a u s e  a d ifferen ce  in the lea k a ge  o f  the light to the ‘re flected ’ output 
w av egu id e .
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Experim ental investigation o f  a variety o f  cross in g  a n g les  and taper fa ctors  in 
this region  w ould th erefore  b e  worthwhile and interesting. T h e  m ask  layout 
a llow s s p a c e  for approxim ately  3 5  d e v ice  variants; table 4.1 sh o w s  the d ev ice  
variations to b e  u sed .
Table 4.1 -  Device variants
In te rception  Angle Taper Factors
1.5 6,7,8,9,10
1.75 6,7,8,9,10
2 6,7,8,9,10
2.25 6,7,8,9,10
2.5 6,7,8,9,10
2.75 6,7,8,9,10
3 6,7,8,9,10
S o  far in this section  rib w a v eg u id e  d im en sion s w hich are single  m o d e  and 
polarisation in depen d en t h ave b e e n  found and a variety o f  w a v egu id e  
cross in g  d e s ig n s  h ave  b e e n  p ro p o se d  for experim ental analysis w hich h ave 
crossta lk  o f  around -10d B .
4.4.4 -  Barrier design
Attention will n ow  b e  sw itched  to the active se c t io n s  o f  the d e v ice  including 
the barrier d es ig n  and position  and the layout o f  the PIN d iod e . In the previous 
ch apter it w a s  sh ow n  that by  using the S i0 2 barrier, the p ea k  concentration  o f  
in jected free  carrier cou ld  b e  in crea sed  a s  carriers w hich w ould norm ally 
d iffuse out o f  the active region  are con ta in ed  within the barrier. In the c a s e  o f  
the d e fe c t  barrier a slightly different situation o ccu rs , rather than carriers being 
con ta in ed  within the barrier, th o se  that diffuse into the barrier region  
recom b in e  very  rapidly. In s o m e  situations this strongly e n h a n ce s  the diffusion 
flux o f  free  carriers tow ards the barrier, reducing the free  carrier concentration  
in the active region .
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For the d e fe c t  barrier version  o f  the d e v ice  it might therefore be  preferable  to 
not h ave a full perim eter barrier a s  su g g e s te d  for the S i 0 2 barrier version  o f 
the d e v ice  and instead just have the barrier region  positioned  su ch  that o n e  
e d g e  runs a long  d es ired  location  o f  the reflection interface. A  further 
m otivation for using an in com plete  barrier is that the length o f  barrier material 
through which the light n e e d s  to p rop aga te  is red u ced .
T o  c h e ck  w hether any a d v a n ta g es  are ga ined  from  using a com p le te  barrier, 
three d im ensional electrical m odelling h as b een  perform ed to com p a re  the 
c a s e  with and without a full perim eter barrier. A  sim plified structure, a s  sh ow n  
in figure 4 .2 4  h as b een  u sed  in th e se  sim ulations to e a s e  com putational 
d em a n d s. T he d e fe c t  region  con s is ts  o f  material with a 1ps free  carrier lifetime 
to represen t the m ost restrictive o f  the barriers con s id ered  and a lso  m ost likely 
to have an e ffe ct  on  the active region .
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Figure 4.24 -  Top down view o f structures with full barrier (a) and partial barrier (b), 
and cross sectional view o f with full barrier (c) and partial barrier (d)
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Position across device (urn)
Figure 4.25 -  Electron profile through structure with complete and incomplete defect
barrier.
With a 2V  forward bias applied a c r o s s  the PIN d iod e , the e lectron  profile a long  
the d a sh ed  lines sh ow n  in figures 4 .2 4  (a ) and (b), half w ay  up the structure, 
w a s  extracted  and is sh ow n  in figure 4 .2 5 . A  similar profile is o b se rv e d  for 
h o les . T h e blue d a sh ed  lines represent the in terfaces b e tw een  the active 
region  and d e fe c t  barrier reg ion s. T h ere  is no n oticeab le  d ifferen ce  in the 
carrier con cen tration s in the active region  with and without the full barrier. A s 
e x p e c te d , without the barrier on  the right hand side  o f  the structure significant 
diffusion o f  in jected free  carriers exists. This b e c o m e s  problem atic if other 
sensitive d e v ic e s  w ere  to b e  integrated in c lo s e  proximity, but for the c a s e  o f  
the prototype d e v ice s , this is not a  con cern .
A  transverse PIN d iod e  structure w a s  sh ow n  in the prev ious ch apter to be  
preferable  o v er  other layouts and will th erefore b e  u sed  for the d e fe c t  barrier 
d ev ice  a s  well. T h e  positions o f  the highly d o p e d  reg ion s n e e d s  to be  
exam ined  to en su re  that significant optical lo ss  is not ca u se d .
Firstly, the position o f  the N+ d o p e d  region  which is to exist in the slab  region  
to the s id e  o f  the rib will b e  exam in ed . B eam P rop 6 has b een  u sed  to m odel 
the optical lo ss  ca u se d  w hen  a 500um  long section  o f  N type dop in g  o f 
concentration  1 e2 0  ions.cm "3 is position ed  at different sep arations from  the 
w a v eg u id e  e d g e  a s  sh ow n  in figure 4 .2 7 .
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Si02
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Figure 4.26 -  Structure used to simulate optical loss with N+ doping at different
separations from the waveguide
Figure 4 .2 7  dem on stra tes  that negligible optical lo ss  is ca u se d  for both 
polarisations if the N+ d o p e d  region  is at a position at least 1um from  the e d g e  
o f  the w a v egu id e . A  larger separation  from  the w a v egu id e  and therefore from  
the P+ region  will result in a s low er sw itching s p e e d . H ow ever for th ese  
prototype d e v ice s , sw itching s p e e d  is not a primary con cern .
Rib N+ region separation (um)
Figure 4.27 -  Optical loss against Rib -  N+ region separations
Next the depth o f  the highly d o p e d  p-type region which ex ists at the top o f  the 
rib will b e  exam ined . A  p-type d o p e d  section  o f 1 e20  ion .cm "3 concentration  
and 250um  length (corresp on d in g  to the lon gest length to b e  u sed  in the 
d e v ic e s )  is positioned  at the top o f  the rib. B eam P rop  has b een  u sed  to m odel
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the optical lo ss  ca u se d  with different d ep th s o f  dop ing. T h e results are sh ow n  
in figure 4 .2 8 .
Doping depth (um)
Figure 4.28 -  Optical loss against p-type doping depth
In order to avoid  significant optical lo ss  it can  be  s e e n  that a dop ing  depth 
greater than 200nm  shou ld  be  a v o id ed . D oping profiles shallow er than 200nm  
are readily producib le  using standard ion implantation and therm al p ro cess in g  
tech n iqu es.
4 .4 .5 - Final design
In this ch apter the feasibility o f  the d e fe c t  barrier TIR switch h as b een  
investigated. Firstly a study o f  the barrier material w a s  perform ed  to en su re  
that material with the required optical and electrical properties w a s  producib le . 
Follow ing this, im provem en ts in the m agnitude and abru ptn ess o f  the in jected 
free  carrier variation, c a u se d  by the d e fe c t  barrier w a s  dem on strated  through 
the u se  o f  electrical m odelling. Next, the des ign  o f  the m any parts o f  the TIR 
switch has b een  perform ed through the u se  o f  optical and electrical m odelling, 
su ch  that a final d es ig n  h as b e e n  rea ch ed . In this section  a sum m ary o f  the 
d es ig n  p r o c e s s  will b e  m ad e , presenting the final des ign . Figure 4 .2 9  sh o w s  
the d es ig n  o f  the rib w a v eg u id es .
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Figure 4.29 -  Rib waveguide final design
Input tapers are to be  u sed  in order in crea se  the am ount o f  pow er which can  
b e  cou p led  into the d e v ice s . A  taper with 5um  starting width and 500um  length 
has b een  show n  through m odelling to result in negligible loss , whilst 
rem aining sufficiently sm all in term s o f  d ev ice  area  u sa g e . A  short section  o f 
5um  w ide w a v egu id e  ex ists b etw een  the input taper and the e d g e  o f  the test 
chip.
500um
Figure 4.30 -  Waveguide crossing design
A  plan view  o f  the w a v egu id e  cross in g  des ign  is sh ow n  in figure 4 .3 0 . T he 
total length o f  the cross in g  including the tapers which a p p roach  crossin g  
region  is 500um . T a p ers  fa ctors  (w e/w s) o f  6, 7, 8, 9 and 10 are to be  used  
with interception an g les  (0 ) o f  1 .5°, 1 .75°, 2°, 2 .25 °, 2 .5 °, 2 .7 5 °  and 3°.
98
SiO?
B a rr ie r "~ "
Anode
Cathode !
I 1 um Minimum
200nm
Maximum
Figure 4.31 -  Final design o f barrier and PIN diode regions
Figure 4.31 sh ow s  the final d es ig n  o f  the barrier and PIN d iod e  reg ions. A 
minimum separation  betw een  the w a v egu id e  e d g e  and the N+ d o p e d  region 
o f  1um and a m axim um  depth o f  the P+ d o p e d  region o f  200nm  h ave b een  
se t to m inim ise optical loss . T h e a n o d e  ex ten d s on to  the barrier region  to help 
e n h a n ce  the barrier e ffect whilst relaxing the alignm ent requirem ents during 
fabrication. T h e barrier region  ex ists on ly  on  o n e  side  o f  the active region with 
o n e  e d g e  running a long  the intended position o f  the reflection interface during 
sw itching. T h e other e d g e s  o f  the barrier region run perpendicu lar to the 
propagating light at any point o f  interception with the w a v egu id e  to m inim ise 
any perturbation o f  the optical m od e .
4.4.6 - Switching times
T h e sw itching time o f the d e v ice  has b een  estim ated through the u se  o f  a 
transient electrical sim ulation. T h e free  carrier lifetime o f the d e fe c t  region w a s  
defined  to be  5 0 p s  a s  w a s  sh ow n  in figure 4.11 to be  optim al. T he refractive 
index ch a n g e  in the active region  o f  the d ev ice  w a s then m onitored after the 
application and rem oval o f  1 .2V  forward bias and is show n  in figure 4 .32 .
T h e rise and fall tim es are 5n s and 2 .1 n s  respectively , corresp on d in g  to a 
sw itching bandwidth o f  approxim ately  70M H z. A  d ev ice  o f  this perform an ce  is
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suitable for optical sw itching app lications w here a high d e g r e e  o f 
reconfigurability is required to m ake efficient u se  o f  the network.
Switching time
Time (s)
Figure 4.32 -  Modelled switching times
T he follow ing ch apter will now  take this design  and translate it to a fabrication 
m ask  layout, taking into a ccou n t the d es ign  rules and fabrication p r o c e s s e s  
being u sed . T he different p r o c e s s  s tep s  required to fabricate the d e v ice s  will 
b e  d es ig n ed  and a report o f  fabrication included.
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In the prev ious ch apter the d es ig n  o f  the d e fe c t  barrier version  o f  the total 
internal reflection sw itch w a s  detailed , resulting in the production  o f  a final 
des ign . T h e fabrication  o f  that d es ig n  is d escrib ed  in this chapter. Firstly the 
p r o c e s s  d es ig n  and p r o c e s s  s tep s  will b e  d escrib ed  a long  with the results o f  
p ro ce s s  characterisation  experim en ts and m odelling perform ed to find the 
required p r o c e s s  param eters. T h e translation o f  the des ign  p rod u ced  in the 
prev iou s ch apter to a photolithography m ask  with con sideration  o f  certain 
d es ig n  rules w hich stem  from  the limitations and to le ra n ces  o f  the equ ipm ent 
and p r o c e s s e s  being u sed  will then b e  d escrib ed . T h e full flow  is then 
d escr ib ed  and finally, s o m e  im a g es  o f  fabricated  d e v ice s  are sh ow n .
D ev ice  fabrication  w a s  perform ed  a lm ost entirely by the author, mainly in the 
c lea n room  facilities within the A d v a n ced  T e ch n o lo g y  Institute and Surrey Ion 
B eam  C entre at the University o f  Surrey. H ow ever, d u e  to the a b s e n c e  o f  
P E C V D  dep osition  equ ipm ent, this step  w a s  perform ed in the c lea n room  
facilities o f  our co llaborators at M cM aster University in C an ad a .
5.1 -  Fabrication flow
An overv iew  o f  the fabrication  flow  is sh ow n  in figure 5 .1 . This section  will now  
d e scr ib e  the reason in g  behind the order o f  the p r o ce s s  s tep s  and will g ive 
m ore details o f  experim ental and sim ulation work perform ed for e a ch  p ro ce s s  
step .
T h e  implantation s tep s  h ave  b een  perform ed tow ards the start o f  the p ro ce ss , 
s in ce  it is preferable  to p r o c e s s  on  a planar su rfa ce  (i.e. b e fore  the w a v egu id e  
e tch ) in term s o f  step  c o v e ra g e  o f  ph oto  resists and implant m asking material. 
T h e  c o n s e q u e n c e  o f  this is that an initial alignm ent mark form ation step  w a s  
required a s  ion implantation d o e s  not leave  a c lear visible mark for the 
positioning o f  su b se q u e n t layers.
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Figure 5.1 -  Overview o f fabrication flow
T h e alignm ent m arks u sed  for this work are show n  in figure 5 .2 . This pattern 
w a s  found to m ake m isalignm ent m ore visible than with a m ore conventional 
c ro ss .
Figure 5.2 - SEM image o f alignment mark (left) and from mask design (right)
Larger c r o s s e s  w ere  a lso  u sed  to m ake approxim ate alignm ent o f  the patterns 
b e fo re  m oving to the sm aller alignm ent m arks. T h e d im en sion s o f  the 
alignm ent m arks are sh ow n  in figure 5 .3 .
1 0 2
Figure 5.3 - A lignment mark from mask design with dimensions
Multiple alignm ent m arks w ere  u sed  s o  that if they b e c o m e  distorted d u e  to 
su b seq u en t p ro ce s s  step s , fresh  o n e s  w ould be  available for the s tep s  that 
follow . Both positive and negative alignm ent m arks w ere  u sed , a s  in different 
situations, either m ay a p p ea r  c learer  and allow  for e a s ie r  alignm ent.
T h e ordering o f  the thermal p r o c e s s e s , or the thermal bu dget a s  it is usually 
referred has b een  carefully co n s id e re d  w hen  design ing  the fabrication flow. 
T h e thermal p r o c e s s e s  required in this flow  w ere  for the activation o f  the 
im planted boron  and p h osp h oru s, the form ation o f  poly  crystalline silicon and 
the sintering o f  the metal con ta cts . A s w a s  sh ow n  in the prev ious chapter, a 
w in dow  for annealing the am orph ised  silicon b etw een  7 0 0 °C  and 9 0 0 °C  for 10 
m inutes p rod u ced  polycrystalline silicon with the required electrical and optical 
properties. For this step  an 8 0 0 °C  anneal for 10 m inutes has therefore b een  
ch o s e n . T h e activation o f  im planted dop an ts, a s  will be  d escr ib ed  later, w as 
perform ed at 10 5 0 °C  for 10 s e c o n d s . Finally the sintering o f  the con ta cts  
involved annealing at 4 0 0 °C  for 30  m inutes.
Aluminium has a melting point at 6 6 0 °C  and therefore the other two thermal 
p r o c e s s e s  had to b e  perform ed prior to the m etallisation step s . It has b een  
sh ow n  that a short carrier lifetime can  be  m aintained w hen  annealing up to 
9 0 0 °C  is perform ed, h ow ever, it had not b een  investigated a s  to w hether 
w hen  annealing up to 1 0 5 0 °C  a short carrier lifetime is retained. T he d a m a g e
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gen eration  had to therefore  b e  perform ed  after the high tem perature activation 
anneal. T he additional diffusion d u e  to the two therm al s tep s  w hich fo llow  the 
d op an t activation step  n e e d e d  to b e  an a lysed  to en su re  that a suitable profile 
is m aintained. T h e w a v eg u id e  etch  c a m e  a s  late in the p r o c e s s  a s  p oss ib le  a s  
su b seq u en tly  the d e v ice  area  su rfa ce  b e c o m e s  non planar. Finally, the upper 
w a v eg u id e  cladd ing /protection  layer w a s  a d d ed  and m etallisation perform ed.
A s  ca n  b een  s e e n  in figure 5.1 there w ere  a com bination  o f  different ty p es  o f  
p r o c e s s  s ta g e s , and within th e se  s ta g e s  a num ber o f  s tep s  w ere  involved, for 
ex a m p le  sam p le  clean ing  or photolithography. T ab le  5.1 s h o w s  the different 
typ es  o f  p r o c e s s  s tep s  perform ed  for the fabrication o f  the sw itch.
Table 5.1- List o f different processes performed
Process Description
S a m p le  preparation and 
clean ing
S olven t clean  
P lasm a ashing 
Pirahna clean
Photolithography Standard UV lithography (1um  resolution 
limit)
Silicon etch ICP RIE (B o sch ) etch
S i 0 2 etch B uffered HF chem ica l etch
Aluminium etch 16:1:1 P hosphoric:N itric:A cetic acid  etch
S i0 2 deposition PE C V D
Aluminium dep osition DC M agnetron  sputtering
P and N type D oping B oron  and P h osp h oru s ion implantation
D a m a g e  generation Silicon  ion implantation
Therm al p rocess in g Rapid therm al annealing /  O ven
T h e p r o c e s s  s tep s  in table 5.1 will n ow  b e  d escr ib ed  in m ore  detail togeth er 
with any required characterisation  experim en ts perform ed.
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5.1.1 -  S a m p le  c lea n in g
A s  w a s sh ow n  in table  5.1 three different ty p es  o f  clean ing  p r o c e s s  w ere  u sed  
throughout the fabrication  p ro c e s s ; so lv en t clean ing , o x y g e n  p lasm a em ersion  
and piranha clean ing . S a m p le  clean in g  w a s  required to en su re  that any 
unw anted debris w a s  rem ov ed  from  the su rface . D ebris on  the su rfa ce  can  
c a u s e  m asking o f  p r o c e s s e s  su ch  a s  etch ing or ion implantation and therefore  
c a u s e  fea tu res to b e  undesirably  distorted. In other situations debris can  
c a u s e  contam ination  o f the sa m p le s  or  p r o ce s s  tools . Not all o f  the clean ing  
p r o c e s s e s  w ere  perform ed  at ev ery  step , but rather the m ost suitable with the 
nature o f  the debris dictating w hich o n e , or  com bination  to u se .
S olven t clean ing  involves sa m p le s  being  put through an A ce to n e  soak , 
M ethanol s o a k  and then Di w ater rinse. S a m p les  are then blown dry using a 
nitrogen gun and bak ed  on  a hot plate. A c e to n e  rem ov es  organ ic  debris from  
the sa m p le  su rfa ce . T h e  su b se q u e n t ch em ica l and rinsing s te p s  are u sed  to 
rem ov e  the con tam inated  a ce to n e  from  the sa m p les . T h e so lv en t clean  ten d s 
to b e  on ly  e ffective  for debris w hich d o e s  not h ave a strong bon d  with the 
sa m p le  su rfa ce . In situations w h ere  the debris has b e c o m e  m ore stubborn  to 
rem ov e , for ex a m p le  after a p r o c e s s  w h ere  the sa m p le  su rfa ce  b e c o m e s  
h eated , p lasm a ash ing or  piranha clean in g  are required.
P lasm a ash ing in volves em ersin g  the sam p le  in an ox y g e n  p lasm a. P lasm a 
ash ing  is e ffective  in rem oving h arden ed  photoresist w hich c a n ’t be  rem oved  
with a so lven t clean . T h e  ox y g en  ion s in the p lasm a react with the photoresist 
and the resultant ash  is pu m p ed  a w ay  from  the sa m p le  leaving the su rface  
clear.
T h e  piranha solution is a mixture o f  h ydrogen  perox ide  and sulphuric acid . 
T h e  piranha clean  is very  e ffective  for the rem oval o f  m ore significant 
contam ination  w hether o rg a n ic  or m etal which c a n ’t b e  rem ov ed  though the 
u se  o f  the so lven t c lean  or  p lasm a ash .
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5 .1 .2  -  P h o to lith o g ra p h y
UV P hotolithography is the p r o c e s s  w hich w a s  u sed  to transfer the predefined  
pattern representing the d e v ice  d es ig n  into a ph otoresist film d ep osited  on to  
the sam p le  su rface . This ph otoresist film w a s  then u sed  in s o m e  situations, 
directly a s  a m ask  against etch ing or  in others w a s  u sed  to m ask  an etch , to 
defin e  a hard m ask  in m etal or  silicon  d iox ide, for  exam ple .
For this pro ject ph otoresist w a s  applied  to the sam p le  su rfa ce  by spinning a 
d ep osited  am ount on to  the sa m p le  su rfa ce . Prior to the ph otoresist application 
the sa m p le s  w ere  bak ed  at 1 0 0 °C  for approxim ately  30  m inutes to en su re  any 
w ater tra ces  w ere  rem ov ed . P h otoresist primer w a s  then d ep os ited  and spun 
on to  the sa m p le  su rfa ce . T h e prim er w a s  u sed  to prom ote  the a d h esion  o f  the 
ph otoresist to the sa m p le  su rfa ce . P h oto  resist w a s  then d isp en sed  on to  the 
sa m p le  su rfa ce  by using a syringe with a particle filter. T h e u se  o f  a particle 
filter on  the en d  o f  the syringe ca n  help to  prevent any debris in the d isp en sed  
resist w hich can  c a u s e  loca l u n coa ted  reg ion s on  the sam p le  called  c o m e ts 2. 
O n ce  the ph otoresist had b e e n  d isp e n se d , the sam p le  is spun  at a sp ec ific  
s p e e d  for a sp e c ific  tim e. T h e  spinning time, or  m ore  significantly spinning 
s p e e d  can  b e  u sed  to s o m e  extent, to control the ph otoresist film th ickness. 
Figure 5 .4  sh o w s  a graph taken from  the photoresist m anufacturer’s  data 
s h e e t  dem onstrating the relationship be tw een  spin s p e e d  and film th ick n ess1.
1000 2000 3000 4000 5000 6000 7000 8000
SPIN SPEED (rpm)
Figure 5.4 - Photoresist thickness against spin sp eed 1.
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Careful se lection  o f  ph otoresist th ickn ess m ust b e  m ad e . A  thin resist film is 
m ore  e ffective  for defining sm all fea tu res. H ow ever, during p r o c e s s e s  su ch  a s  
reactive ion etch ing (RIE), the resist itself is a lso  e tch ed , s o  ca re  m ust be  
taken to en su re  that a thick en ou g h  resist is u sed  s o  that it is not com p lete ly  
rem ov ed  b e fo re  the etch  p r o c e s s  is com p le te . A nother d isad van tage  o f  thin 
photoresist films is their inability to e ffectively  c o v e r  s te p s  e tch ed  into the 
su rface .
W h erev er  p oss ib le , throughout this project, S 1 8 0 5  p h otoresist is u sed  with a 
spin s p e e d  and tim e o f  4 0 0 0  rpm and 30  s e c o n d s  respectively , ach ieving  a 
film th ickness o f  approxim ately  500nm . This film th ickn ess w a s  found to be  
sufficient to withstand the etch ing p r o c e s s e s  perform ed and ca p a b le  o f  
producing 1um w ide fea tu res. In situations w h ere  the sa m p le  su rface  w a s  not 
planar and larger fea tu res w ere  being  defined , S 1 8 1 3  ph otoresist spun  at 
4 0 0 0  rpm s p e e d  for 30  s e c o n d s  w a s  u sed , producing a film th ickness o f 
approxim ately  1300nm . Film th ick n esses  w ere  m easu red  using a Dektak 
profilom eter.
A fter spin coating, the p h otoresist requires heat treatm ent norm ally referred to 
a s  the ‘so ft b a k e ’ . T h e p u rp ose  o f  this p r o c e s s  is to prevent the photoresist 
sticking to the m ask  and to prevent bubbling o f  the film d u e  to nitrogen 
production  during e x p osu re , to im prove the a d h es ion  o f  the resist to the 
sam p le  and to m inim ise dark eros ion , w hich refers to the rem oval o f  
ph otoresist at the e d g e s  o f  m ask ed  reg ion s during d ev e lop in g . T hroughout 
this pro ject a 1 10°C  bak e o f  30  s e c o n d s  w a s  found to b e  suitable for this step .
Follow ing the so ft bak e step , the sa m p le s  w ere  left to co o l b e fo re  undergoing 
ex p osu re . S 1 8 0 5  and S 1 8 1 3  are part o f  the M icroposit S 1 8 0 0  ser ies  w hich 
are positive resists, m ean ing  that w hen  e x p o s e d  to a sufficient d o s e  o f  UV 
light they  will b e c o m e  rem ov ab le  in a d e v e lo p e r  solution . E xposu re  w as 
perform ed  using a Karl Z u s s  M JB3 m ask  aligner, an annotated  picture and 
sch em a tic  diagram  o f  w hich is sh ow n  in figures 5 .5  and 5 .6  respectively .
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T h e sam p le  w a s  loa d ed  into the aligner underneath the lithography m ask 
containing the pattern, su ch  that during ex p osu re  patterned reg ion s on  the 
m ask  b lock  the UV from  reach ing the sam p le  su rface . A lignm ent o f  the m ask 
pattern with prev ious p ro ce s s  s tep s  w a s  p oss ib le  using the optical m icro sco p e  
m ounted on  the aligner tool and the x, y, cp m icrom eters.
UV Lamp
Mask
Sample (p 
adjustment
Figure 5 .5 -  Annotated picture o f Karl Zuss MJB3 mask aligner
Yellow light 
pass filter Alignment
viewing
Microscope
Sample stage 
with x, y and cp 
adjustment
Figure 5 .6 -  Schematic o f Karl Zuss MJB3 mask aligner
T h e lithography m ask s p rod u ced  externally con sist o f  transparent 4  inch 
squ are  sod a -lim e  plates with pattern defined  in ch rom e on  the su rface . T he
Alignment
viewing
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lamp
Sample 
stage 
Sample X 
alignment 
Sample Y 
alignment
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versatility o f  the M JB3 tool a llow s for large alterations in the position o f  the 
sa m p le  and m ask  allow ing for five lithography s tep s  on  sa m p le s  o f  s ize  1 inch 
sq u a re  to be  p la ced  on to  e a ch  m ask, this will be  d escr ib ed  further in the m ask 
layout section  later.
W h en  the sam p le  is correctly  aligned it is bought into con ta ct with the m ask  
ready  for the e x p o su re  o f  UV light. T h e  con ta ct pressu re  be tw een  the sam p le  
and m ask  w a s  found to be  an im portant factor for producing  the required 
e tch ed  featu res. An insufficient con ta ct pressu re will a llow  the UV light to 
diffract around the e d g e s  o f  the pattern on  the m ask resulting in distorted 
featu res. T h e th ickness o f  the resist at the e d g e  o f the pattern will a lso  h ave a 
gradual variation rather than a m ore desirab le  step  like variation. This 
situation is dem on strated  in figure 5 .7 , and is the result o f  an experim ent 
perform ed by the author.
(a) (b)
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Figure 5.7 - Optical microscope image o f photo resist without (a) and with (b) 
sufficient contact and SEM image o f resultant etch profile without (c) and with (d)
sufficient contact pressure.
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In figure 5 .7 (a ) strong co lou r  variations ca n  b e  o b se rv e d  at the e d g e s  o f  the 
ph otoresist featu res. T h e s e  co lou r  variations represen t variation in film 
th ickn ess. In figure 5 .7 (b ) the co lou r  variation at the feature e d g e s  is a lot 
m ore  abrupt. T h e result o f  the gradual variation in resist th ickn ess is sh ow n  in 
the silicon etch  profile o f  figure 5 .7 (c ). T h e thinner resist at the e d g e s  o f  the 
fea tu res  will start to break  through b e fo re  the etch  has com p le ted , resulting in 
the rounding o f  e tch ed  fea tu res. In m ost situations, for ex a m p le  for optical 
w a v eg u id e  etch ing, a squ arer profile is preferred similar to that sh ow n  in figure 
5 .7 (d ) w hich is the silicon  etch  profile a ch ieved  w hen  sufficient con tact 
p ressu re  is u sed  during the ph otoresist ex p osu re  p ro ce s s . In all c a s e s  in this 
p ro ject the m axim um  p oss ib le  con ta ct p ressu re  betw een  the sam p le  and the 
m ask  h as b e e n  u sed .
O n e  factor that can  limit the con ta ct p ressu re  a ch ieva b le  during ex p o su re  is 
the resist e d g e  b ea d . T h e  e d g e  b ea d  d e s cr ib e s  the build up o f  resist at the 
sa m p le  e d g e  during spinning. A n oth er problem  with the e d g e  b ea d  is that it 
will h ave  a different ex p o su re  d o s e  requirem ent than the resist in the m iddle o f  
the sam p le , m ean ing  that patterns e x p o s e d  in, or c lo s e  to  the e d g e  b ea d  m ay 
not b e  properly d e v e lo p e d . For this pro ject an e d g e  b ea d  rem oval p ro ce s s  
w a s  perform ed involving the p re -ex p osu re  and d ev e lop in g  o f  the ph otoresist 
ou tsid e  o f  the d e v ice  area . S a m p les  w ere  a lso  c lea v ed  large en ou g h  su ch  that 
the d e v ice  area  did not n eed  to overlap  with the e d g e  b ea d  region . A lthough 
this u sed  extra material it w a s  a lso  useful for sa m p le  handling during 
p rocess in g .
T h e UV ex p o su re  d o s e  applied  to the photoresist can , to s o m e  extent, dictate 
the width o f  fea tu res  on  the m ask. Increasing the d o s e  will result in the 
shrinking o f  fea tu res a s  the d o s e  o f  light diffracting under the m ask  in crea ses . 
T h e ex p o su re  d o s e  can  b e  varied by ch an gin g  the ex p o su re  tim e. S in ce  small 
variations in the UV lam p output p ow er will o c cu r  norm ally from  s e s s io n  to 
s e s s io n  slight alterations o f  the e x p o su re  tim e m ust b e  m ad e  to co m p e n sa te . 
At the start o f  e a ch  s e s s io n  the UV lam p p ow er w a s  m ea su red  and then the 
ex p o su re  time required ca lcu la ted  using the follow ing equation :
1 1 0
Exposure time =  required exposure dose /  UV Bulb power -E3.5
For this pro ject w ork an e x p o su re  d o s e  w a s  u sed  which rep rod u ced  the 
fea tu res a s  defined  on  the m ask. W h en  the ex p osu re  w a s  com p le te , the 
sa m p les  w ere  d ipped  in d e v e lo p e r  solution. T he d eve lop in g  time ten d ed  to 
vary significantly d u e  to w eak en in g  o f  the d e v e lo p e r  solution through 
absorption  o f  C 0 2 and prev iou s d e v e lo p s . An observational ap p roa ch  rather 
than tim ed a p p roa ch  w a s  th erefore  u sed  to ju d g e  w hen  the sa m p les  w ere  
com p lete ly  d e v e lo p e d . S a m p les  w ere  then rinsed in Di w ater and blow n dry 
with a nitrogen gun.
Finally sa m p les  require further therm al treatm ent to im prove the thermal, 
ch em ica l and physical stability o f  the resist for su b se q u e n t p rocess in g . This 
s tep  is norm ally referred to a s  the ‘hard b a k e ’ . During hard baking care  m ust 
b e  taken to  en su re  that the film d o e s  not crack  or significantly reflow . T he 
bak e  tem perature and tim e w ere  se t  at 130°C  for 2 m inutes.
5.1.3 -  Silicon etching
Significant d ev e lop m en t and characterisation  w a s  perform ed during this 
project to p rod u ce  a  vertical silicon  etch  a s  required for producing  optical rib 
w a v eg u id es . T h e  etch ing w a s  perform ed  in the S T S  inductively cou p led  
p lasm a (ICP) etch ing sy stem . ICP sy stem s are a d v a n ta g eou s  o v er  regular 
RIE sy stem s s in ce  the density  o f  the p lasm a can  b e  controlled  independently  
from  the a cce lera tion  o f  ions to the sa m p le  su rface . R e a so n a b le  silicon etch  
rates are therefore a ch iev a b le  whilst not significantly attacking the so fter 
photoresist. Silicon etch ing w a s  th erefore  perform ed directly through a 
p h otoresist m ask  which is a d v a n ta g e o u s  in term s o f  minimising p r o c e s s  step s .
T h e  B o sch  etch  p r o c e s s  w a s  u sed  w hich involves cycling  short etch ing and 
passivation  s te p s  to p rod u ce  a vertical sidew all. During the etch ing cy c le  
silicon  is rem oved  mainly in the dow nw ard  direction but with s o m e  lateral 
e ros ion . During the passivation  cy c le  a thin polym er layer is d ep osited  on to
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the su rfa ce  w hich prevents the silicon  from  etching. In the next etching cy cle , 
the reactive ions w hich are mainly d irected  tow ards and norm al to the sam p le  
su rfa ce , rem ov e  the polym er at the bottom  o f  the etch ed  tren ch es m uch m ore 
quickly than the polym er on  the s id e  walls and therefore  the etch ing will 
p ro ce e d  in the dow nw ard direction with little or no undercutting o f  the m ask. 
This p r o c e s s  is sh ow n  in figure 5 .8 .
Photo
resist
Silicon -
Etch cycle 1
Pass cycle 1
Polymer removed from 
bottom of trench Further etching then 
occurs
Etch cycle 2
Pass cycle 2
Figure 5 .8 -  Description o f Bosch process
T h e cy c led  p r o c e s s  can  result in a corrugated  sh a p ed  sidew all a s  sh ow n  in 
the SEM  im age o f  figure 5 .9 , with e a ch  corrugation  corresp on d in g  to o n e  
etch ing cy cle .
1 1 2
T h e s e  corrugations can  be  m inim ised and sm ooth ed  by using shorter cy c le  
tim es. T he minimum cy c le  time u sab le  is d ep en d en t on  the ability o f  the 
etch ing tool to switch b etw een  etch ing and passivation  cy c le s  quickly. For 
very  short sw itching tim es, fast m a ss  flow  controllers, a fast auto m atching 
unit, and a short g a s  pipe b etw een  ch a m b er  and g a s  b ox  are required. T he 
S T S  tool is ca p a b le  o f  sw itching cy c le  tim es in approxim ately  2 s e c o n d s , and 
sm ooth  sidew alls have b een  sh ow n  to result, ( s e e  figure 5 .10 ).
Figure 5 .1 0 -  SEM image o f silicon etch with smooth sidewalls
Figure 5 .1 0 -  SEM image o f silicon etch with undercutting
T h e d es ig n  o f  silicon rib w a v eg u id es  is su ch  that the e tch ed  sidew all should 
norm ally b e  vertical. T h e an g le  o f  the sidewall is controllable by tuning the 
ratio o f  etching and passivation . This can  be  d on e  by varying either the g a s  
flow  rates or the cy c le  tim es. T h e sidew all angle  a s  a function o f  the g a s  flow  
ratio has b een  experim entally  an a lysed  in this project to en su re  that a vertical
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sid e  wall is a ch iev ed . All o f  the p r o c e s s  param eters w ere  fixed e x ce p t  for the 
S F 6 (etch  g a s )  flow  rate. For low  flow  rates the sidew all is m ore  angled  a s  it 
undercuts le ss  and le ss  during e a ch  cy c le . For higher flow  rates the etch  
starts to undercut m ore and m ore during e a ch  cy c le  until a point w h ere the 
passivation  on  the sidew all is com p lete ly  rem oved  in e a ch  etching cy c le  and 
an isotropic like profile results (a s  sh ow n  in figure 5 .1 1 ). T h e  etch  profiles for 
tw o different etch  to passivation  g a s  flow  ratios is sh ow n  in figure 5 .12 .
Figure 5 .1 2 -  SEM image o f etch with different etch-passivation gas flow ratios
Figure 5 .1 3 -  SEM image o f silicon etch with vertical sidewall
Figure 5 .1 2  d em on stra tes  that for a 0 .5  etch  to passivation  g a s  flow  ratio an 
an g led  side  wall results. W h en  a ratio o f  1.3 is u sed , the etch  starts to slightly 
undercut the m ask. It h as b een  found that w hen  a ratio o f  approxim ately  1.2 is
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u sed  the etch  profile is vertical a s  sh ow n  in figure 5 .13 , an SEM  im age taken 
o f  the polished  fa ce ts  on  o n e  o f  the d e v ice  sam p les .
T h e silicon etch  sidew all has s o  far b een  show n  to b e  both sm ooth  and 
vertical. Finally the etch  rate w a s  ch aracterised  by running different etch  tim es 
on  a range o f  sa m p les . After etch ing, the resist m ask w a s  rem ov ed , and the 
etch  depth m easu red  using a profiling tool. T he results are sh ow n  in figure
5 .14 .
Cycles
Figure 5 .1 4 -  Characterisation o f silicon etch rate
On the d e v ice  sa m p les  tw o different w a v eg u id e  etch  d ep th s w ere  required 
d ep en d in g  on  the depth o f  the p h osp h oru s  implant. T h e  silicon e tch e s  
required for e a ch  sam p le  is su m m arised  in table 5 .2.
Table 5 .2 -  Waveguide etches require for the different device samples
S am p le R equired  etch Etching cy c le s
D2, D3, D5, D6 800nm 16
D7, D8 900nm 18
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5.1 .4  -  S ilicon  d io x id e  e tc h in g
Throughout the project buffered  hydrofluoric acid  (or bu ffered HF) w a s  u sed  to 
etch  S i0 2 films. H ydrofluoric acid  e tch e s  S i0 2, how ever, a n on -con stan t and 
non -con trollab le  etch  rate o c c u rs  d u e  the con su m p tion  o f  fluorine ions. 
Buffered HF conta ins hydrofluoric acid  m ixed with am m onium  fluoride which 
prov ides m ain ten an ce o f  the free  fluorine ion concentration  allow ing for a 
con stan t and controllable etch  rate and an in crea se  in pH value which h elps to 
prevent the deform ation  o f  ph otoresist film s2.
HF ch em ica l etching w a s  preferred to reactive ion etch ing (RIE) etching d u e  to 
the large S i 0 2 to silicon  selectivity. In all situations in the p ro ce ss , the S i0 2 
film being e tch ed  w a s  directly on  top o f  the silicon d e v ice  layer and the etch  
w a s  required to g o  com p lete ly  through the S i0 2 and stop  at the silicon 
su rfa ce . A  large selectivity w a s  therefore  required to en su re  that the etch 
accu rately  stop p ed  on  the silicon layer. O n e  d isad van tage  o f  using a ch em ica l 
etch  is that an isotropic etch  profile with under cutting o f  the m ask  e d g e  
resulted. This w a s  carefully taken into a ccou n t in the m ask  and p r o ce s s  
des ign .
Etch time (s)
Figure 5.15 -  Etch rate o f PECVD deposited S i02 in buffered HF
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A nother con sideration  is the type o f  ox id e  being e tch ed . It w a s  found during 
test etch ing, that p lasm a en h a n ced  ch em ica l vapou r d ep osition  (P E C V D ) 
d ep osited  films, w hich had not u n d erg on e  any su b se q u e n t thermal 
p ro cess in g , had an etch  rate approxim ately  three tim es faster than that o f  
therm ally grow n or den sified  PE C V D  films. Prior to etch ing, in e a ch  c a s e  the 
etch  rate w a s  verified by etch ing test sa m p les  from  the s a m e  batch  o f  PE C V D  
d ep osited  sa m p les . Figure 5 .1 5  s h o w s  the characterisation  o f  the S i 0 2 etch  
rate in buffered  HF.
Silicon  d iox ide etching w a s  required at tw o different s ta g e s  in the p r o c e s s . 
Firstly, it w a s  required to pattern the p h osp h oru s  implant m ask  and se co n d ly  
to etch  the h o les  in the u pp er cladding layer to con tact on to  the highly d o p e d  
reg ion s. T h e  silicon d iox ide layer d ep os ited  to act a s  the p h osp h oru s implant 
m ask  w a s  1600nm  thick and th erefore  required a 3 0 8  s e c o n d  etch . T ab le  5 .3  
s h o w s  the etch  tim es required for  producing  the con tact h o les .
Table 5 .3 -  Required etch times fo r producing the contact holes on device samples
D eposition  run S a m p les T h ick n ess R equired etch  time
1 D5, D8 640nm 1 2 4 s
2 D2, D7 830nm 1 6 0 s
3 D3, D6 720nm 1 3 9 s
In ail c a s e s  1 0%  ov er  etch ing w a s  perform ed to en su re  that the layer had 
com p lete ly  e tch ed , a s  although calibration had b een  perform ed, any n on ­
uniform ities or errors in the m easu rem en t o f  the th ickness o f  the d ep os ited  
layer m ay result in s o m e  u n -etch ed  material being presen t in bottom  o f  the 
e tch ed  tren ch es. E specia lly  in the c a s e  o f  the con tact hole  etch , this is highly 
undesirab le  s in ce  S i0 2 is an insulator and w ould th erefore  b lock  electrical 
con ta ct to the d o p e d  region.
5.1.5 -  Aluminium etching
T h e  etching o f  aluminium in this pro ject w a s perform ed using a ch em ica l 
mixture o f  16 parts p h osp h oric  acid  to 1 part nitric acid  to 1 part a ce tic  acid .
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A lthough an RIE etch  w ould  h ave b een  preferred, the g a s e s  required (typically 
BCI3 ) w ere  not available. A s  with the c a s e  o f  HF silicon d iox ide  etch ing the 
profile will b e  isotrop ic with under cutting o f  the m ask. This w a s  again  taken 
into a ccou n t during the p r o c e s s  and m ask  d esign  to avoid  significant feature 
distortion. An etch  rate o f  approxim ately  40nm /m inute w a s  fou n d . T he 
sa m p les , how ever, w ere  carefully m onitored during etch ing to ch e ck  w hen  the 
silicon layer had b e e n  rea ch ed , rather than relying on ly  on  a tim ed a p p roach  
a s  the etch  pattern w a s  clearly  visible. This en su red  that the sam p le  had 
com p lete ly  e tch ed  or that significant o v er  etching and th erefore undercutting 
did not o ccu r . This might h ave b een  the c a s e  if there is any uncertainty or 
non-uniform ity in the th ickn ess o f  the d ep osited  layer, or w eak en in g  o f  the 
etchant solution.
5.1.6- Silicon dioxide deposition
A s m entioned at the start o f  the ch apter S i0 2 dep osition  w a s  perform ed in 
c lea n room  facilities o f  M cM aster University in C an ad a  d u e  to the lack o f  a 
P E C V D  dep osition  tool in the University o f  Surrey. T h e tool u sed  (T ech n ics  
M icro PD ) is sh ow n  figure 5 .16 .
C h am ber
C ontrols
Figure 5 .1 6 -  Annotated picture o f the PECVD tool.
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T h e deposition  rate had a lready b een  ch aracterised  on  the tool, and therefore 
sa m p les  cou ld  sim ply b e  d ep osited  using a predefined recipe . During ea ch  
dep osition , test p ie ce s  o f  bulk silicon w ere  included to allow  etch  rate tests 
and th ickness m easu rem en ts  to be  perform ed.
5.1.7 -  Aluminium deposition
Aluminium deposition  for this pro ject w a s  perform ed on  the JLS DC 
M agnetron sputter dep osition  system  a s  show n  in figure 5 .17 .
Figure 5.17 -  Annotated picture o f the JLS Magnetron sputtering system
Control PC  
Load lock
C h am ber
In this project d ep osited  metal w a s  u sed  for two p u rp oses . Firstly, to form  the 
con ta cts  to the d ev ice  and se co n d ly  to u se  a s  an implantation m ask in the 
a b s e n c e  o f  a PE C V D  tool ca p a b le  o f  depositing a silicon d iox ide or silicon 
nitride film.
T he deposition  rate for the p r o c e s s  being u sed  w a s  s u p p o se d  to be 
approxim ately  8nm /m in. T h e actual deposition  rate w a s  experim entally 
verified for tim es corresp on d in g  to the different th ick n esses  u sed  in the 
project. T he results are sh ow n  in figure 5 .18 .
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Figure 5 .1 8 -  Aluminium deposition characterisation
For the con ta cts  it is im portant that a low  resistan ce  con n ection  is m ad e  with 
the highly d o p e d  reg ion s in the d e v ice s  and a lso  that the material d ep os ited  is 
o f  low  resistivity. In order to satisfy  both o f  th ese  conditions, a thermal p r o c e s s  
is norm ally em p loy ed  to ‘sinter’ the m etal.
T h e im provem ent o f  the film conductivity  through heat treatm ent has b een  
investigated. A  200nm  aluminium film w a s d ep os ited  via DC sputtering in the 
JLS tool on to  a silicon sa m p le  with 500nm  thermal silicon d iox ide grow n on  
the su rface . L ines 10um  thick (a s  sh ow n  in figure 5 .1 9 ) w ere  then patterned 
by photolithography and ch em ica l etch ing.
, 1.5mm ^ ^___________________ 22.39mm_____________ ^
/
1.5mm
±J TRACK 10pm
Figure 5.19 - Diagram showing layout o f metal tracks for conductivity experiment
1 2 0
After p rocess in g , the resistan ce  o f  the tracks w ere  m easu red  using a multi­
m eter. T h e th ickn ess o f  e a ch  track w a s  m easu red  to ch e ck  for variations d u e  
to the lithography or etch ing. T h e resistivity o f  the aluminium w a s then 
ca lcu lated  via equation  5 .2 .
W h ere  w  is the track width, t the track th ickness, R the track resistan ce  and / 
the track length. S a m p les  con ta in ed  16 tracks and an a v era g e  resistivity from  
ea ch  o f  the working tracks w a s  taken for ea ch  sam p le . Four sa m p les  w ere  
u sed  in total and e a ch  w a s  m easu red  after p rocess in g . T he four sa m p les  
w ere  then heated  for 30  m inutes; o n e  at 200°C  on  a hotplate and the other 
three in an ov en  with N2 a tm osp h ere  at 300°C , 4 0 0°C  and 500°C . T he 
resistan ce  o f  the tracks w ere  then m easu red  again and resistivity ca lcu lated .
Anneal Temperature (°C)
Figure 5.20 - Resistivity o f sputtered aluminium with anneal temperature
T h e results o f  this experim ent ca n  b e  s e e n  in figure 5 .20 . T h e resistivity o f  the 
d ep osited  aluminium ten d s to start to d e c r e a s e  after therm al p ro cess in g  at 
o v er  3 0 0 °C . T h e  resistan ce  b etw een  the tracks sep ara ted  with a 5um  g a p  
w a s  a lso  m easu red  to c h e ck  for faults. Only three shorts and o n e  break cou ld
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b e  fou n d  d u e  to the p ro cess in g  in a total length o f approxim ately  700m m , 
sh ow in g  that tracks or p a d s  with a 5um  separation  can  reliably b e  p rod u ced  
through the u se  o f  regular UV photolithography and ch em ica l etch ing.
T h e density  o f  the d ep os ited  aluminium film is a lso  im portant w hen  it is to  b e  
u sed  a s  a m ask  for  ion im plantation. T h e density  d ictates how  far the 
im planted ions will travel through the material b e fore  stopping  and th erefore, 
the minimum film th ickn ess required to m ask  the implantation. T h e  density  o f  
d ep os ited  films can  b e  low er than the defaults u sed  in the implantation m od e ls  
d u e  to impurities trapped during d ep osition  and a less  regular arrangem ent o f  
the material. In order to confirm  the density  o f  the aluminium film tw o sa m p les  
o f  silicon  w ere  c le a v e d  from  a w a fer  and then w eigh ed  using s c a le s  ca p a b le  
o f  m easuring dow n  to 10ug. A  target aluminium th ickn ess o f  1pm  w a s  then 
d ep os ited  on to  the su rfa ce  by DC sputtering. This film w a s  then patterned 
leaving a 25 .4m m  x 2 5 .4 m m  sq u a re  o f  resist. T h e aluminium w a s  then 
ch em ica lly  e tch ed  to lea ve  25 .4 m m  x  2 5 .4 m m  squ are  o f  aluminium. T h e  resist 
w a s  rem ov ed  and the th ickn ess o f  the film accurately  m ea su red  at m any 
points using a profiler and the sa m p le  w eigh ed . T h e aluminium w a s  then 
rem ov ed  and sa m p le  rew eigh ed  to c h e ck  if the substrate had b e c o m e  
d a m a g e d  during the experim ent in a w ay  w hich w ould rem ov e  s o m e  o f  the 
substrate material and th erefore  e ffe ct  the m a ss  calculation .
T h e  d ifferen ce  in m a ss  b e tw een  sam p le  with and without aluminium w a s  
ca lcu la ted  a s  this is this m a ss  o f  the aluminium. T h e  vo lu m e o f  the aluminium 
is know n from  the th ickn ess and area  and th erefore the density  cou ld  be  
ca lcu lated  via equation  5 .3 .
d  =  —  Eq. 5 .3
V
W h ere  m is the m a ss  and V  is the vo lu m e. Both sa m p les  g a v e  a density  o f  
2 .8 g /c m 3 which is in c lo s e  a g reem en t with 2 .7 g /c m 3, the default va lue u sed  in 
the implant sim ulation p a ck a g e , TRIM .
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5 .1 .8  -  Ion  im plantation
In this project ion im plantation h as b e e n  u sed  in the d e v ice  fabrication to form  
the highly d o p e d  p+ and n+ type reg ion s and a lso  to am orph ise  the silicon  in 
the barrier region . It involves the a cce lera tion  o f  ions o f  a single  s p e c ie s  from  
an ion s o u rce  through an analysing m agn et to filter out ions o f  the w rong 
m a ss  and then directed on to  the sa m p le  su rface . T h ere  are m any param eters 
which shou ld  b e  co n s id e re d  w h en  perform ing ion im plantation, the main o n e s  
being; the d o s e , en ergy , sa m p le  tem perature and sa m p le  g eom etric  tilt and 
rotation angle .
T h e  d o s e  o f  the implant d icta tes the con cen tration  o f  ions in the sam p le  and is 
an important con sideration  to en su re  that a sufficient num ber o f ions are 
im planted to reach  the dop in g  con cen tra tion s or the level o f  am orphisation  
required. T h e  en erg y  will d e fin e  the range o f the implant and the position  o f 
the dop in g  with re sp ect  to the sa m p le  su rface . T h e sa m p le  tem perature is 
im portant w hen  con sideration  o f  the d a m a g e  profile left by  the implant is 
required, in s o m e  c a s e s , w h ere  d a m a g e  is required, the sa m p le  m ay b e  
c o o le d  dow n  using liquid nitrogen and therefore red u ce  the e ffe ct  o f  dynam ic 
annealing  o f  the implant d a m a g e  d u e  to heating ca u s e d  by the implantation. 
In other c a s e s  am orphisation  or  h eavy  d a m a g e  is u ndesirab le  and therefore 
the sa m p le  m a y b e  heated  to prevent this from  occurring. Finally the m ounting 
tilt and rotation a n g le s  with re sp ect  to the ion b ea m  are important if 
channelling is required to b e  m inim ised. Channelling d e s c r ib e s  the situation 
w h ere  the ion s ’ path is su ch  that it can  easily  travel a lon g  ch a n n els  in the 
crystal lattice. A  d eep er , m ore  sp rea d  out implant profile then results. By tilting 
the sam p le  by 7° and rotating through 22 ° the op en in g s  o f  the ch a n n els  can  
b e  m inim ised. A  s c re e n  ox id e  is som etim es  d ep osited  or grow n on to  the 
sam p le  su rfa ce  to a lso  red u ce  channelling.
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5.1.9  -  N+ formation
In the final design the N+ regions had a concentration o f 1x1020 ions.cm '3 and 
were positioned in the slab region at the side of the waveguide rib, (see figure 
5.21).
The implantation was to be performed before the waveguides were etched so 
a deep implant, positioning the peak at the eventual top of the slab was 
required. The top of the slab is 900nm deeper than the original sample 
surface. In order to achieve the required doping profile the implant and anneal 
parameters must be carefully chosen. Consideration of the masking material 
and thickness must also be taken into account.
Figure 5.21 -  Position of N+ region.
TR IM 3 (Transport of Ions in Matter) an ion implantation simulation package 
based upon Monte-Carlo statistics and a binary collision model was used to 
simulate different implant energies and to analyse the position of the peak 
concentration. The position o f the peak has been plotted against implant 
energy in figure 5.22.
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Implant energy (keV)
Figure 5.22 -  Relationship between phosphorus implant energy and peak dopant
position.
To position the peak concentration of the implant at a depth of 900nm, an 
implantation energy of approxim ately 720keV is required. The thickness of the 
masking material was also considered to ensure that an im plant of this energy 
cannot pass through the entire layer. Four of the samples were provided with 
a 1.6um thick PECVD deposited silicon dioxide layer to pattern and use as the 
implantation mask. This layer th ickness was selected since it is at the lim it as 
to what could be deposited before cracking occurs due to stresses in the film. 
A further two sam ples were also used where the implantation masking layer 
was not pre-deposited. For these samples, an aluminium mask was used (see 
page 125).
To analyse the expected phosphorus implantation profile in the masking layer 
TRIM was again used. The density of the masking film should be considered 
carefully. The default density of silicon dioxide used in TRIM is 2.32g/cm 3, 
however PECVD deposited film s are typically less dense since they have a 
less regular arrangem ent of the material than thermal S i0 2 and a worst case 
density of 2 .0g.cm '3 is expected4.
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Figure 5.23 -  Phosphorus implanted into PECVD Si02 with density 2.0g.cm'3 at
720keV (left) and 640keV (right)
It can be seen in figure 5.23 that the implantation does not pass completely 
through the masking material; however it does come within approxim ately 
100nm. Any errors in the simulated implantation depth or measured 
thickness/non uniform ities of the masking material over the samples may 
result in some doping of the top of the silicon layer which is highly 
undesirable.
For the case of the four sam ples with the pre-deposited masking material it 
was decided that the implant energy be reduced to 640keV and the 
waveguide etch depth adjusted to 800nm to compensate. The TRIM 
simulation for the 640keV implant can also be seen in figure 5.23. The 
majority of the implanted ions now stop 200nm before the interface between 
the masking material and the sample, this margin for error is much more 
robust against errors in the simulated implantation depth or measured 
thickness/non uniform ities of the masking material over the samples.
For the remaining two samples, due to the lack of a S i0 2 deposition tool at 
Surrey, an aluminium layer was used to mask the implant. TRIM was again 
used, this time to simulate the required thickness of aluminium masking 
material required to block the implant. The density of sputtered aluminium had 
been previously measured to be approxim ately 2.78g.cm '3. For these 
implantation simulations a lower density (2.5g.cm '3) was used to allow for any 
errors in the measured value. The simulation for the 720keV phosphorus
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implant into alum inium of density 2.5g.cm 3 is shown in figure 5.24. It can be 
seen that a thickness of 1300nm would leave a large margin for error.
Depth (nm)
Figure 5.24 -  720keV Phosphorus into sputtered aluminium with density 2.5g.cm'3.
In the final design an electrically active concentration o f at least 1x1020 
ions.cm '3 is required at the peak of the highly doped regions. ATHENA a 
process tool from SILVACO 5 can be used to simulate the implant and anneal.
As will be described in the next section, to minimise the diffusion of the boron 
profile whilst achieving a high level of electrical activation, a high temperature 
anneal for a short time is required. Data reported by Hadjersi et al.6 suggests 
that annealing implanted phosphorus at approxim ately 800°C and above is 
sufficient to achieve a high level o f activation. A  105CTC anneal for 10 seconds 
was deemed sufficient to activate both boron and phosphorus im plants7. 
Aside from this short high tem perature anneal, further in the process, a 10 
m inute 800°C anneal of the amorphised region is required to form 
polycrystalline silicon of the required electrical and optical properties, as was 
shown in chapter 4. The second thermal process could also be significant in 
causing some phosphorus diffusion and should be analysed. The ATHENA 
simulated implanted profiles with different doses are shown in figure 5.25.
It should be mentioned at this stage that the ATHENA simulation of the dopant 
diffusion and resultant reduction in peak concentration can be erroneous, 
however since it is difficult to take into account transient enhanced diffusion
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without experimental data to calibrate the input parameters required by the 
model.
For this reason, rather than aiming for an exact concentration of 1x1020 
ions.cm"3 it is therefore preferable to aim for higher and then use experimental 
techniques to analyse the actual peak concentration and amount of diffusion 
on test pieces implanted with the devices. Having an excess phosphorus 
doping is not problematic in term s of optical loss as long as the phosphorus 
implant is positioned at a sufficient distance from the rib such that the 
absorption of the light by the carriers is avoided.
Figure 5.25 -  Different dose 720keV P implants into silicon, as implanted (left) and 
after 10 second 1050°C and 10 minute 800°C (right)
The clustering of non-active phosphorus can be problem atic but can be 
avoided by ensuring that the solid solubility at the activation annealing 
temperature is not exceeded. The solid solubility is in excess o f 3e20 ions.cm '3 
at both 1000°C and 1100°C degrees8. The strategy for the phosphorus implant 
was therefore to use ATHENA to use the maximum implant dose which gives 
a peak concentration not in excess of the solid solubility (3x1020 ions.cm"3). 
From figure 5.25 it can be seen that this occurs with an implantation dose of 
1e16 ions.cm '2.
As a final check test pieces of SOI were implanted at the same time as the 
devices samples. One piece was annealed at 1050°C fo r 10 s only and the 
other annealed at 1050°C fo r 10s and at 800°C for 10 minutes. Secondary ion 
mass spectrometry (SIMS) analysis was used to analyse the resultant profiles 
in each case and are shown in figure 5.26.
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Figure 5.26 - SIMS profiles of phosphorus concentration in samples after thermal
processing
The peak profile in each case just reaches 3e20 Ions.cm '3 which is just below 
the solid solubility threshold as desired to avoid clustering. No significant 
further diffusion is observed due to the 800°C anneal for 10 minutes. It can 
also be seen that the implantation peak is at a depth of approxim ately 900nm 
as required.
W hen the waveguides were etched the phosphorus doped regions were 
required to etch at the same rate as the un-doped regions. To test this, two 
test pieces implanted and annealed with the same recipe as the devices, were 
patterned with photoresist along with two un-implanted samples. They were 
then etched together and the etch depth measured. It was found that over a 
target 850nm etch the samples doped with phosphorus etched approxim ately 
20nm deeper than the un-doped samples, which is within 3% more. This is an 
acceptable variation as it will not significantly affect device performance.
Am orphisation caused during the implant is undesirable as, although solid 
phase epitaxial regrowth will occur during annealing to return the overlayer to 
single crystal silicon, end of range defects will remain at the interface between 
the amorphised and heavily damaged silicon9, which in turn, will affect the 
injected carrier efficiency. Phosphorus was chosen as the N type doping 
because it is lighter than other common N type dopants such as arsenic and 
antimony, which means it will cause less damage to the silicon crystal and will 
also require a lower energy to position the peak at the deep position as
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required. The implant damage profile predicted by TRIM is illustrated in figure 
5.27.
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Figure 5.27 -  Simulated damage profile with 720keV energy and 1e16ions.cm'3 dose
phosphorus into silicon
It can be seen that a significant degree of lattice damage is predicted to be 
caused by the implantation and in fact amorphisation is expected throughout a 
m ajority of the profile. It should be appreciated however that TRIM does not 
take into account any annihilation of the defects caused by the heating of the 
substrate due to the implantation. The actual damage concentration will 
therefore be less than that shown in figure 5.27. Nonetheless it is clear that 
some action is required to m inim ise the implantation damage caused during 
the implantation. A  common method to achieve this is by heating the samples 
during the implantation. In this case an elevated temperature of 300°C was 
used to enhance the annihilation of defects during implantation.
In order to check whether heavy dam age formation had been avoided during 
the implantation test samples implanted at the same time as device sample 
were analysed by using Rutherford Back Scattering (RBS). RBS directs an 
accelerated beam of Helium ions at the sample surface and counts the back 
scattered ions. W hen an undamaged silicon sample is orientated such that the 
implanted ions can easily pass into channels in the crystal lattice, a low level 
of ions are back scattered. If ions are unable to ‘channel’ , either due to the 
orientation of the sample or due to a non crystalline (amorphous) structure a 
high count of back scattered ions occurs. An increased density of defects in
1 30
the crystal will therefore cause an increased count of back scattered ions. As 
implanted samples fo r both implantation energies 640keV and 720keV were 
analysed and the results are shown in figures 5.28 and 5.29 respectively.
For both implantation energies, the counts for the samples oriented such that 
channeling occurs, is significantly less that for a random orientation, indicating 
that a high degree of channeling was achievable in both samples and that 
therefore a low density of defects exists.
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Figure 5.28 -  RBS data from 640keV as implanted sample
1600
Light
implant
damage
Channelled
Random
Sample
surface
Channel
Figure 5.29 -  RBS data from 720keV as implanted sample
To summarise, an implantation energy o f 720keV has been modelled and 
experimentally shown to position the implanted phosphorus peak at a depth of
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approxim ately 900nm as required fo r the target waveguide dimensions. This 
energy is too high to use with the four samples with 1.6um thick S i0 2 masking 
layer and therefore for these samples an energy o f 640keV was used which 
required the waveguide etch to be reduced to 800nm. Two further samples 
had a 1300nm target alum inium layer deposited to mask the 740keV energy 
implant. A  dose o f 1x10 16 ions.cm '2 was modelled and experim entally shown 
to both not exceed the solid solubility level o f phosphorus at 1050°C, and to 
satisfy the minimum concentration requirement for the N+ region. It has been 
experim entally shown that by implanting the samples whilst being heated to 
300°C heavy damage of the substrate can be avoided. The final implant and 
anneal parameters for the phosphorus implant are shown in table 5.4.
Table 5 .4 -  N+ region implantation parameters
P aram eter Va lue
Implant Dose 1e16 ions/cm2
Implant Energy 720keV / 640keV
Implant T ilt Angle 7°
Implant Rotation Angie 22°
Implant Tem perature 300 degrees
5 .1 .1 0 - P+ fo rm ation
The P+ region is form ed through the ion implantation o f boron. As was shown 
in the previous chapter, since the P+ doped region is formed at the top of the 
waveguide rib, it was required to remain shallow (<200nm ) in order to avoid 
significant optical loss. This m eant that a low ion im plantation energy was 
required.
Three different im plantations conditions towards the lower energy range of the 
implantation tools available were first simulated using TRIM; 2keV, 5keV and 
10keV, and the results are shown in figure 5.30.
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Figure 5.30 - TRIM simulated boron profiles for 2, 5 and 10keV
It can been seen that the as-implanted depth profiles of all three energies are 
within the 200nm limit, however, subsequent thermal process, in particular the 
high temperature anneal used to activate the highly doped regions was 
expected to cause significant diffusion, which would result in a deeper profile. 
For the implantation tools used, as the energy is reduced below 10keV the 
beam current reduces rapidly resulting in long and costly implantation runs. It 
was decided that the 5keV energy implant provides a good trade off between 
implantation depth and beam current. Furthermore experimental data was 
found, reported by Fiory et a l.10 of a boron profile less than 200nm deep 
produced using a 5keV implantation and subsequent activation anneal of 
1050°C for 10s; this is shown in figure 5.31.
Depth (nm)
Figure 5.31 - Boron profile taken from Fiory et al.10
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Experimental data produced by Mokhberi et a l.11 suggests that a 10 second 
anneal above 1000°C is sufficient to cause approxim ately 100% activation for 
boron implanted to a dose of 2x10 14 ions.cm"3, as shown in figure 5.32.
T*mp. [C)
Figure 5.32 - Boron activation with temperature
A further consideration was the effect o f the second anneal used to form the 
polycrystalline silicon on the diffusion of the boron. In the implantation used by 
Fiory et al., a 1e15 ions.cm"2 dose was used, which gave a peak concentration 
of approxim ately 1e20 ions.cm '3. It was anticipated that the subsequent anneal 
m ight cause further diffusion, reducing the peak concentration. As a 
precaution a dose of 2e15 ions.cm"3 has been chosen.
Depth (nm)
Figure 5.33 - SIMS profile o f boron implant and anneals
134
Prior to implanting the device samples, test implantations were performed. 
Two samples were then annealed, one at 1050°C for 10 seconds and one 
1050°C for 10 seconds and 800°C for 10 minutes. SIMS analysis was then 
used to examine the resultant boron profiles as shown in figure 5.33. It can be 
seen that the peak boron concentration is just above 1e20 ions.cm '3 as 
required. Negligible difference can be seen in the two boron profiles meaning 
that very little diffusion occurred during the 800°C anneal.
ATHENA
Figure 5.34 -  SIMS profile in ATHENA
Four point probe m easurem ents were performed to find the sheet resistance 
of the test pieces. The measured value was 120 ohm/square. ATHENA can 
be used to import the SIMS profile as shown in figure 5.34 and calculate the 
sheet resistance assuming 100% activation. ATHENA predicted a value of 
121 ohm/square, which is very close to the measured value therefore 
suggesting a high level of activation.
An aluminium layer was again used to mask the implantation and TRIM used 
to simulate the boron implant into aluminium of density 2.5g/cm 3 in order to 
calculate the minimum layer th ickness required. Figure 5.35 shows the 
predicted boron profile. It can be seen that 100nm of aluminium would be 
sufficient to prevent the boron implantation from reaching the sample.
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Figure 5.35 -  5keV Boron into sputtered aluminium with density 2.5 g.cm'3
To summarise, a 5keV boron implantation has been shown after annealing, to 
produce a profile which is of concentration exceeding 1e20 ions/cm 3 at the 
peak and has a depth within 200nm, as required. The anneal used to form the 
poly crystalline silicon in the barrier region has been shown not to cause 
significant further diffusion of the profile and the sheet resistance 
m easurements have suggested that the profile is of a high level o f activation 
after both high temperature anneals. 100nm of aluminium has been shown 
through modelling to be sufficiently thick to mask the implant. Table 5.6 shows 
the boron final implant parameters used for the device samples.
Table 5 .5 -  P+ region implantation parameters
P aram eter Value
Implant Dose 2e15 ions/cm2
Implant Energy 5keV
Implant Tilt Angle 0°
Implant Rotation Angle 0°
Implant Tem perature Room temperature
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5.1.11  -  Barrier region formation
The barrier region was form ed by using a silicon im plant capable of 
am orphising the entire th ickness o f the SOI overlayer in the unmasked 
regions only. The sim ulations performed to find the required implant 
conditions and mask th ickness requirement will now be described. A 
patterned aluminium film  deposited onto the silicon surface was again used to 
mask the silicon implant and TRIM used to simulate the silicon implant Into 
both aluminium and silicon.
Firstly the implantation into silicon was considered. In order to produce a more 
uniform damage profile, throughout the depth o f the overlayer multiple implant 
energies were used. Three im plantation energies o f 1400, 900 and 500keV at 
doses o f 5e15, 3 .5e15 and 3e15 ions.cm"2 respectively were found to be 
sufficient to produce a damage concentration exceeding the am orphisation 
threshold throughout the overlayer as shown in figure 5.36. A  safety margin in 
the dose was incorporated to account fo r any errors in the simulation and 
allow fo r any annihilation of the defects due to the sample heating. In order to 
m inim ise annihilation o f produced defects during the implantation the sample 
stage was cooled with liquid nitrogen. The implant was performed with 7° tilt 
and 22° rotation in order to m inimise channelling.
Depth (um)
Figure 5.36- TRIM simulation o f damage profiles from multiple energy implants
137
To mask the silicon im plant an alum inium film  was used. TRIM has been used 
to analyse the profile from the highest implant energy in alum inium of density 
2.5g/cm 3 as shown in figure 5.37.
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Figure 5.37 - TRIM simulation of 1.4MeV silicon profile into aluminium masking
material
According to the results from the TRIM simulation none of the implanted ions 
pass further than 1.8um into the alum inium layer. A  10% safety factor has 
been added on to this to allow fo r non-uniform ities in the thickness o f the 
deposited film or errors in the calculation giving a target o f film  thickness of 
2um.
RBS experiments were performed on test samples implanted at the same time 
as the device sam ples to check if an amorphisation dose had been reached, 
to ensure that the entire thickness o f the SOI overlayer had been amorphised 
and to check that after annealing a high degree o f damage was maintainable 
(polycrystalline silicon). Three sam ples were used for this experiment, an 
unimplanted piece of SOI, an as-im planted piece o f SOI and a piece o f SOI 
implanted and annealed at 800°C fo r 10 minutes, which corresponds to the 
thermal step used to regrow the defect regions into polycrystalline silicon in 
the devices. Figure 5.38 shows the results o f RBS performed on the samples.
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Figure 5.38 -  Results of RBS experiment performed on silicon implanted samples
The X-axis is analogous to depth in the SOI overlayer. The red points show 
the level of back scattered ions from the un-implanted sample oriented to 
maxim ise channelling. The green and pink points represent the level of back 
scattered ions from the as-implanted sample orientated to attempt to induce 
channelling and randomly orientated respectively. Finally the orange points 
represents the level of back scattered ions from the implanted and annealed 
sample orientated to maxim ise channelling.
The channelled un-implanted sample shows a very low level o f back scattered 
ions indicating that a high level of channelling has been achieved and 
therefore negligible lattice damage is present. After implantation a high level 
of back scattered ions was observed indicating a high concentration of lattice 
damage. Most significantly, negligible difference can be observed between the 
levels o f back scattered ions from the as-implanted and annealed samples 
indicating an important point in that implantation must have been of sufficient 
design to cause amorphisation of the complete overlayer. Had this not been 
the case single crystal seeds would have remained in the overlayer and the 
800°C for 10 m inutes anneal would have been sufficient to cause solid phase 
epitaxial regrowth of single crystal silicon which would have given an RBS 
result corresponding more to the red curve rather than the orange.
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To summarise, multiple im plantations at energies 1400keV, 900keV and 
500keV and doses 5e15 ion/cm 2, 3.5e15 ion/cm2 and 3e15 ion/cm 2 respectively 
have been found to be sufficient to com pletely am orphise the overlayer of 
1.5um thickness. An alum inium layer o f 2um has been shown to be thick 
enough to mask the silicon implantation. Table 5.6 shows the final silicon 
implant parameters used.
Table 5.6 -  Barrier region implantation parameters
P aram eter Va lue
Implant 1 Dose 5e15 ions/cm 2
Implant 1 Energy 500keV
Implant 2 Dose 3.5e15 ions/cm 2
Implant 2 Energy 900keV
Implant 3 Dose 3e15 ions/cm2
Implant 3 Energy 1400keV
Implant T ilt Angle 0°
Implant Rotation Angle 0°
Implant Tem perature Room temperature
5.1.12 -  Therm al p rocess ing
As previously discussed thermal processing was performed at three stages in 
the devices fabrication. Firstly a short, high temperature anneal was used to 
activate the highly doped regions. Secondly a longer, lower temperature 
anneal was used to regrow the amorphised regions into poly crystalline 
silicon. Finally a relatively low tem perature anneal was used to promote the 
adhesion o f the alum inium 4 to the sample and to reduce the alum inium ’s 
resistivity as was shown earlier. For the first two anneals a rapid thermal 
annealing system with a rise and fall capability of 50°C/s was used, an 
annotated picture o f which is shown in figure 5.39. To sinter the metal 
contacts a simple oven was used.
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Of the three anneals the boron has the most demanding profile due to the 
short time. In order to achieve a short anneal w ithout significant overshooting 
the target temperature the RTA settings need to be tuned correctly. Several 
test runs were performed to as closely as possible repeat the target profile. 
The target and actual anneal profile as logged from one of the device anneals 
is shown in figure 5.40.
Time (s) X Axis Title
Figure 5.40 -  Actual and target anneal profiles
For the 800°C and 300°C anneals, the time required is long enough to have a 
slow ramp up which does not overshoot.
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5.2 -  Final design  to fab rica tio n  m ask transla tion
W hen designing a device for fabrication it is imperative that the lim itations and 
tolerances of the tools and processes being used be taken into account. 
Through first hand experience and characterisation experiments the following 
design rules were produced which have been adhered to for all parts of the 
design where possible.
•  No feature is to be made sm aller than 1um, and in order to ease 
fabrication wherever possible, features 3um or larger are preferred.
•  A lignm ent of features are to be designed only critical on a ±1um scale 
and wherever possible alignm ent should be relaxed as much as 
possible.
Further to these design rules, wherever there is a choice between theoretical 
device performance and probability o f successful fabrication, the latter has 
been preferred as, at this prototyping stage the main concern is the production 
of a working device. Improvem ents in device performance can be achieved in 
later iterations and/or through the use of higher specification fabrication 
facilities.
Figure 5.41 - GDS layouts of the fabrication masks
The mask layout was produced using a combination of the Rsoft12 CAD and 
LEDIT13. The Rsoft CAD allowed parameterisation of the structure such that
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after setting up the program, quick changes could be made to the structure i.e. 
interception angle, taper, doping separation etc... and the positions o f all of 
the other regions would be adjusted accordingly. The individual device layouts 
were then imported into LEDIT which is a com puter aided mask design layout 
program. The individual devices were then positioned as required on the mask 
cell. Five process steps were put onto each mask in order to reduce costs. 
Design images o f the two masks produced are shown in figure 5.41. Mask 
production was sourced in itially through our collaborators in Canada, however 
when they arrived it was found that the waveguide tile was of poor quality so 
an additional mask was purchased from Compugraphics fo r the waveguide 
lithography step.
5.2.1 -  P osition  o f  phosp ho rus  im p la n t reg ion
In the previous chapter it was found that a minimum separation o f 1um should 
exist between the highly doped phosphorus region and the waveguide edge in 
order to avoid significant optical loss. Factors which can affect the actual 
proxim ity o f the doped region to the waveguide edge are firstly, any dimension 
change of the doped region due to the implanted ions spreading as they pass 
through the material, lateral diffusion caused during the annealing steps and 
over or under etching of the im plant mask. Secondly the entire region may be 
m isaligned from its target position. As previously stated alignment which is 
critical at less than +/-1um should be avoided and therefore an additional 1um 
was added to allow for worse case alignment. For the first factor ATHENA 
was used to help predict the worse case broadening o f the doped region.
In the simulation the implant mask has been produced first by defining an 
isotropic chemical etch through a 3um wide gap in a photo resist mask. Over 
etching has been defined as was used in the actual device fabrication to 
ensure that no masking material is left at the bottom of the trenches. The 
im plant mask after etching can be seen in figure 5.42.
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Figure 5.42 -  ATHENA simulation of phosphorus implant mask etch
After stripping the photo resist ion implantation was performed using the 
parameters as designed in an earlier section; 720keV energy and 1e16 
ions.cm"2 dose. Finally, after stripping the implant mask a 1050°C, 10 second 
anneal and 800°C, 10 m inute anneal were simulated to represent the high 
tem perature thermal steps which are performed in the device. The final doping 
profile can be seen in figure 5.43. It can be seen that the position at which the 
doping concentration has reduced by half is approxim ately 1.5um from the 
initial defined photoresist window. The phosphorus doping w indow was 
therefore kept at least 1um (design) + 1um (alignment) + 1.5um (broadening) 
= 3.5um  from the waveguide edge.
Figure 5.43 -ATH EN A simulation of phosphorus doping profile
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5 . 2 . 2 -  Position o f  boron implant region
In the design produced in the previous chapter the highly doped boron 
w indow exists at the top o f the waveguide on one side of the crossing region. 
It had to be wide enough to allow a minimum 3um wide via etch to form the 
anode contact. However, since the region should exist only on one side of the 
crossing region a maximum width of 3um was used. Fortunately the metal 
which makes the anode contact was allowed to overlap onto the other side of 
the crossing region w ithout reducing the device performance, this eased 
problems with m isalignment. As with the phosphorus region broadening and 
m isalignment of the actual doped region were considered. M isalignment of +/- 
1um was again used as the worse case.
ATHENA has been used again to examine the formation of the implant mask, 
ion implantation, and thermal processing. Implant conditions were as 
designed earlier; 5keV energy and 2e15 ions.cm '2 dose. Figures 5.44 and 
5.45 respectively show the simulated implant mask and final doping profile. 
Very little broadening (~100nm) of the boron doped region from the target is 
observed. Any problems caused by the m isalignment of the boron doped 
region are more significant and were considered in terms of their effect on the 
device performance.
Figure 5.44 -  ATHENA simulation of boron implant mask etch
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Figure 5.45 -  ATHENA simulation of boron doping profile
ATLAS simulations have been performed in a 2D cut through the crossing 
region such as was performed in the previous chapter to ensure that the PIN 
diode still operates with the worse case m isalignment of +/- 1um. The 
refractive index change induced by the injected carriers along a line half way 
up the waveguide and across the crossing region is shown in figure 5.46.
Position across the crossing region (um)
Figure 5.46 -  ATLAS simulation of refractive index change profile across the
switching region
It can be seen in figure 5.46 that even with the worse case m isalignment a 
refractive index variation as required for switching occurs in the crossing 
region of the device.
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5.2.3 -  Contact hole positions
The contact holes are to be etched through the upper S i0 2 cladding layer in 
order to form the ohm ic contacts to the highly doped regions. M isalignment 
and broadening o f these regions should be considered to m inim ise the risk of 
device failure. Since the width o f the phosphorus region can be wide providing 
that the m inimum separation from waveguide is maintained, a 9um wide 
pattern has been defined, which, as shown earlier, will broaden to 
approxim ately 11um during the fabrication. The advantage of using such a 
wide doped region is that alignm ent o f the contact hole is much easier. The 
width o f the contact hole over the phosphorus region has therefore been 
defined to be 7um allowing a large margin fo r error in the alignment.
The alignment of the contact hole over the highly doped boron region is more 
critical. For the device with the sm allest taper factor, the width o f the crossing 
region is only 6um, and it is preferable for the boron region to exist on one 
side, limiting its w idth to 3um as previously mentioned. The metal also 
contacts onto the other side o f the crossing region. This was advantageous in 
term s of the fabrication as it allowed the contact hole width to be kept to the 
minimum of 3um whilst still allowing fo r m isalignment and broadening.
It was especially im portant to ensure that all o f the S i0 2 is removed from the 
contact hole trench as the S i0 2 is insulating and will therefore block contact to 
the highly doped regions. During the fabrication not only was 10% over 
etching performed but also a short HF dip was carried out imm ediately before 
the metal deposition to remove any native oxide grown. This HF dip also 
causes some broadening of the contact holes. Although a native oxide is on 
the order of nms, the m inimum realistic time that safe HF dip can be 
performed is approxim ately 10 seconds which causes a further 52nm of S i0 2 
removal.
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Figure 5.47 -ATHENA simulation of contact hole etch
The target upper cladding thickness was 500nm. A total of 20% over etching 
was therefore simulated in ATHENA to analyse the broadening of the contact 
holes, the resultant etch can be seen in figure 5.47. The point at which the 
metal could contact to the underlying silicon the contact hole has broadened 
by approxim ately 0.25um. The contact hole region positioning and width had 
to allow for 1um (alignment) and 0.25um (broadening) = 1.25um  on the mask 
design. Even for the least wide crossing region this was still possible as well 
as keeping the contact hole width to a 3um minimum as shown in figure 5.48.
,1.5um, 3um 1.5um 
*  W*---------------- ►
Contact 
hole Boron
doped
region
Figure 5.48 - Cross-sectional diagram of crossing region showing position of the 
highly doped boron region and contact hole
5 .2 .4 -  B a rrie r reg ion
As previously discussed the barrier region was formed by using a silicon ion 
implant to amorphise the SOI overlayer. The implantation was performed
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through an implant mask produced by isotropic chemical etching and 
therefore the broadening of the implant mask due to lateral etching 
underneath the photoresist pattern needed to be taken into account. W orst 
case m isalignment was also examined. ATHENA has been used to simulate 
both the implant mask form ation and am orphisation of the overlayer as shown 
in figure 5.49.
Figure 5.49 - ATHENA simulation of silicon implant
The red area indicates the am orphised region. The dotted line approxim ately 
represents the interface between the am orphous and heavily damaged silicon. 
In order to examine the effectiveness o f a barrier with an interface of this 
shape, ATLAS simulations were performed. To position the top of the barrier 
in the middle of the crossing a 2.5um offset has been used in the mask 
position in the simulations. Two structures were simulated in ATLAS for 
comparison, one with expected barrier edge shape and one with ideal vertical 
barrier edge shape as shown in figure 5.50.
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Figure 5.50 - Simulated structures with process simulated barrier shape (left) and
idealistic shape (right)
Figure 5.51 - ATLAS modelled injected electron distribution with process simulated 
barrier shape (left) and idealistic shape (right)
W ith a forward bias of 1.5V applied in the simulation the electron profiles for 
both structures are as shown in figure 5.51. It can be seen that only slight 
differences in the injected electron distribution occur with the two different 
barrier shapes and importantly there is no significant deviation from the abrupt 
and vertical profile.
M isalignment of the barrier was also considered. The results of which are 
shown in figure 5.52. The dashed line represents the centre of the crossing 
and the solid blue lines represent the edges of the waveguide for the crossing 
with the sm allest taper factor. It can be seen that the position of the reflection 
interface varies with different defect region alignment errors, however it can
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be seen in all variants, a sharp variation occurs within the crossing region as 
required for switching.
Position across interception (urn)
Figure 5.52 - ATLAS modelled carrier induced refractive index change profile through 
the interception region for different alignment errors
Another factor which was considered when designing the position of the 
defect region is lateral solid phase epitaxial regrowth from around the edges 
of the masked region. This was examined in work o f our collaborators at 
M cMaster University in Canada. Am orphous silicon regions were produced 
through the same masking and implantation techniques into the same 
overlayer thickness SOI as that is used in this project. A fter different anneals a 
chemical etching solution was used which shows the positions of the damage 
(polycrystalline silicon) regions. Their results suggest that for an 800°C anneal 
for 10 m inutes lateral regrowth o f 1 to 1.5um is expected14.
To summarise, the mask form ation process and implant step produces an 
am orphous region which is 2.5um broader than the initial mask at each edge. 
The lateral regrowth step was expected to shrink this region by up to 1.5um 
on each edge giving a total broadening o f the barrier region o f approxim ately 
1um. To account for this the implantation w indow in the mask design was 
designed to be 1um sm aller at each edge.
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5 . 2 . 5 -  Electrode design
The electrode design is dictated by both the device design (position of the 
doped regions) and the electrical probes used to test the device. The final 
design used is shown in figure 5.53. The white regions represent the areas 
where metal exists. The purple regions show the positions of the contact holes 
to the highly doped regions. The red dots show the intended position of the 
electrical probe tips.
Figure 5.53 - Electrode design
Two different types of probe pads were incorporated into the design. Firstly 
there were two sets of individual contact points to either side of the design. 
These were designed for use with the l-V electrical diode test station which 
uses individual probes for the signal voltage and the ground. The second set 
of pads located towards the m iddle of the design were included for use with 
the active optical device test set up which uses a ground-signal-ground all in 
one probe tip with tip spacing of 100um. A minimum separation of 5um was 
kept between the ground and the signal contacts as this had been shown in a 
previous experiment to result in an extrem ely low count of short circuit errors.
Some images of the GDS mask layout as produced in LEDIT are shown in the 
following figures 5.54 to 5.5. Figure 5.54 shows the typical layout of one full 
device (electrodes not shown). The input(s) and outputs arrive at the edges of 
device area perpendicular in direction. Bend sections of large radius angle 
these waveguides towards the interception region as required. The full length 
of each device is 10mm, which allows for convenient characterisation of the
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proof of concept devices. The minimum length of the actual switching element 
is 500um as is shown in figure 5.55.
Transm itted output (T)
Figure 5.54 - Full TIR device
Figure 5.55 shows the interception region of the device, beginning at the start 
o f the tapering to the interception. I denotes the input waveguide, R the 
reflected output waveguide and T the transmitted output waveguide.
500um
Figure 5.55 - Switching region showing the tapering to the interception region
Figure 5.56 - Close up of the switching region
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Figure 5.56 shows a close up of the switching region of the device and figure 
5.57 an even closer view, showing the dimensions of the different implant and 
contact regions.
Anode Via P+ Region Cathode Via
(Point)
Figure 5.57 -  Switching region showing the positioning of the regions
Figure 5 .58 - Switching region including contacts.
Figure 5.58 shows the electrode design superimposed over the device. The 
white area shows where the metal will be and the black where the metal is 
etched away.
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5.3 -  Fu ll f lo w  run  th ro u g h  and re p o rt on ac tua l fa b r ic a tio n
Table 5.7 below runs through the actual fabrication flow  performed in order 
using the lithography masks and the processes detailed in this chapter.
Table 5.7 - Full fabrication flow for devices
Step D e sc rip tio n Sam ples
2 3| 5| 6 7l 8
1 Six samples of SOI, 1.5um overlayer, 1 um Buried 
oxide were cleaved from a larger wafer into squares 
approxim ately 40mm by 40mm. A fter cleaving the 
samples were carefully cleaned to remove any debris 
from the cleaving process.
2 PECVD Deposition o f silicon dioxide -  1600nm
3 Solvent clean
4 Photolithography (S1805 resist) to open resist 
w indows in alignment mark regions so that S i0 2 can 
be removed from surface to allow alignment mark 
etching
5 HF etching to silicon surface, device area protected
6 Solvent clean to strip photoresist
7 Photolithography (S1805 resist) to define alignment 
marks
8 ICP silicon etch -  700nm (28 seconds)
9 Solvent clean to strip majority of photoresist
10 Plasma ashing to strip remaining photoresist which 
became firm ly bonded during etching
11 Alum inium deposition -  1300nm
12 Photolithography (S1805) to define regions to be 
implanted with phosphorus
13 Alum inium etching to silicon surface
14 HF S i0 2 etching to silicon surface
15 Solvent clean to strip photo resist
16 Phosphorus implantation: 1e1b ions.cm '3 dose, (a) 640 
or (b) 720keV energy, 300°C temperature, 7° tilt, 22° 
rotation.
17 Stripping of aluminium implant mask
18 Stripping of S i0 2 implant mask
19 Solvent clean
20 Piranha clean
21 Alum inium deposition 100nm
22 Photolithography (S1805) to define regions to be 
implanted with phosphorus
23 Alum inium etching to silicon surface
24 Solvent clean to strip photoresist
1 55
25 Boron implantation: 2e1b ions.cm -2 dose, 5keV energy, 
room temperature, no tilt, no rotation.
26 Stripping of aluminium im plant mask
27 Solvent clean
28 Piranha clean
29 Rapid thermal anneal: 1050° C fo r 10 seconds
■ ■30 Alum inium deposition 2000nm
31 Photolithography (S1805) to define regions to be 
implanted with silicon
32 Alum inium etching to silicon surface
33 Solvent clean to strip photoresist
34 Silicon chain implant: Liquid Nitrogen cooled, 7° tilt, 
22° rotation.
a- 1400keV - 5e15 ions.cm '2 
b- 900keV -  3 .5e15 ions.cm '2 
c- 500keV - 3e15 ions.cm '2
35 Stripping of aluminium implant mask
36 Solvent clean
37 Piranha clean
38 Rapid thermal anneal: 800° C for 10 minutes ■ IB
39 Photolithography (S1805) to define rib waveguide etch
40 ICP silicon etch -  (a) 800nm (16 cycles) and (b) 
900nm (18 cycles)
41 Solvent clean to strip m ajority o f photoresist
42 Plasma ashing to strip remaining photoresist which 
became firm ly bonded during etching
43 Piranha clean
44 S i0 2 deposition for upper cladding/protection layer 
(500nm)
45 Solvent clean
46 Photolithography (S1813) to define via etch
47 S i0 2 etch to silicon surface
48 Solvent clean to strip photoresist
49 HF dip to remove native oxide
50 Alum inium  deposition for contacts (500nm)
51 Oven thermal process: 400° C fo r 30 minutes
52 Solvent clean
53 Photolithography (S1813) to define contact etch
54 Alum inium etching to silicon dioxide surface
55 Solvent clean
Some SEM images taken of sample D7 (by way o f example) are shown in the 
following figures below. Figure 5.59 shows the full crossing region with
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metallisation. The high speed ground-signal-ground test electrodes can also 
be seen.
Figure 5.59 - SEM image of crossing region of one device on sample D7
Figure 5.60 is a slightly closer view of the crossing region showing the via 
positions. A good alignment of the vias and contacts to the waveguide can be 
seen.
Figure 5.60 - SEM image of crossing region of one device on sample D7
Figure 5.61 shows an even closer view of part of the crossing region further 
verifying the good alignm ent o f the vias, contacts and waveguides.
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Figure 5.61 - SEM image of part of crossing region of one device on sample 7
A  zoomed out view of the entire crossing region of the structure is shown in 
figure 5.62.
Figure 5.62 -  View of the crossing region of device D7
Figure 5.63 shows the step coverage of the contact metal deposited over the 
waveguide structure showing that contact is maintained.
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Figure 5.63 -  Step coverage of contact metal over the waveguide structure
Finally figure 5.64 shows the cross-sectional view of a polished waveguide 
facet before tapering.
Figure 5.64 -  Polished waveguide facet
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6  -  E x p e r i m e n t a l  t e c h n i q u e s ,  r e s u l t s  a n d  d i s c u s s i o n
This chapter firstly describes the methods used to prepare the fabricated 
device samples for testing. The test setups and equipm ent are then 
introduced. Devices were first tested electrically to ensure a diode like l-V 
characteristic before the samples were polished ready for optical testing. As 
well as the devices, several optical test structures were defined on the mask 
to understand more about the materials properties which can be used for 
future device developm ent and to help explain results obtained from the 
devices. Finally the devices were tested and results reported.
6.1 -  T e s tin g  fa c ilit ie s  and sam p le  p repa ra tio n
Fabricated device sam ples contained a device chip, an optical test structure 
chip and electrical test structures as can be seen in figure 6.1.
Figure 6.1 -  Device sample area
Electrical testing was performed on an IV probe station, an annotated picture 
of which is shown in figure 6.2. A fter the electrical data was obtained the two 
optical chips had to be separated and cut down to size to leave the areas 
shown within the dashed boxes in figure 6.1.
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Figure 6 .2 - IVprobe station
The chips were separated either by dicing or cleaving through the gap 
between the two halves. The surrounding material was then polished away 
using a very abrasive polishing pad to ensure that they were sufficiently small 
to fit into the facet polishing set up. The optical test chips were then bonded to 
a metal block as can be seen in figure 6.3 using “crystal bond” to allow them 
to be mounted into the polishing setup.
Figure 6 .3 -  Polisher mounting block
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Facet polishing was performed to ensure that the ends of the waveguides 
were optically smooth and to therefore allow efficient coupling of the laser light 
to the devices. The polishing set up is shown in figure 6.4.
Figure 6 .4 - Facet polisher
The polisher consists of a sample holder onto which downward pressure is 
applied by a spring loaded rod. Below the sample holder is a polishing wheel 
which rotates. Polishing pads are loaded onto the polishing wheel. W ater is 
applied onto the polishing pad during polishing to help remove debris from the 
surface. Prior to polishing, a layer of photo resist was applied to surface of the 
sample to protect the surface from collecting the polishing debris. A fter the 
polishing was complete a solvent clean was performed which removed this 
photo resist layer lifting off any collected debris and leaving the sample 
relatively debris free.
Optical testing was performed using the active optical device setup at the 
University o f Surrey. A block diagram and annotated photographs of which are 
shown in figures 6.5 to 6.9 respectively.
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Figure 6 .5 - Block diagram of optical test set up
Half wave 
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Figure 6 .6 - Annotated picture of the input side of the optical test set up
ProbeInput lens
Thermistor
Sample
stage
Sample
Output lens
Figure 6.7 -  Annotated picture of the device region of the optical test set up
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Figure 6 .8 - Annotated picture of the output side of the optical test set up
Figure 6 .9 - Photograph of top-down camera view showing electrical probe landing
on the device electrodes
The optical source used was an Agilent tunable laser source capable of 
wavelength tuning from 1520 to 1600nm and a maximum output power of 
30mW. The light is passed via polarisation maintaining fibre to a collim ator 
which launches the laser beam into free space. A cube splitter is then used to 
allow only TE polarised light to pass. A  lens focuses the light onto the facet of 
the waveguide. A t the output side another lens is used to capture light from 
the waveguide output and to launch it into a free space beam. The output 
facet can be viewed on an IR camera in order to allow the sample to be 
aligned and to ensure that the light is being passed through the waveguide. 
W hen it could be seen that the light is aligned such that it is propagating 
through the waveguide, the m irror on the output side of the set up is removed
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such that light can pass to a detector which monitors the light power. A 
camera is also mounted above the sample which aids alignm ent as well as 
viewing the landing of the electrical probe.
6.2 -  E lec trica l m easu rem en ts
Prior to polishing, the devices were electrically tested to ensure that the 
fabrication of the active structure was successful. Samples were loaded into 
the l-V probe station as shown in figure 6.2. The voltage was scanned from - 
1.5V to 1.5V in 0.1V steps and the current recorded. The l-V set up is current 
limited to 10mA. A  very high proportion of the devices on all samples 
demonstrated a diode-like l-V characteristic indicating successful fabrication 
of the active part of the device. Figure 6.10 show the IV curves for the range 
of devices with a taper factor of 6 on sample D5 (left; with barriers) and 
sample D2 (right; w ithout barriers).
Voltage (V) Voltage (V)
Figure 6.10 - l-V characteristic for devices with taper factor of 6 on sample D5 (left)
and sample D2 (right)
After successful electrical operation of the device had been observed, devices 
were diced/cleaved and polished for optical testing.
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6.3 -  O ptical characterisa tion
Optical characterisation first commenced on sample D7. Upon observing the 
output light on an IR camera it was quickly discovered that the quality of the 
waveguides were very poor, with significant scattering of light from the 
waveguide to the slab regions even from the straight waveguides. Scanning 
electron m icroscope (SEM) images subsequently showed the likely cause of 
the problem. S ignificant breaks in the waveguides were found as shown in 
figure 6.11. At first, it was suspected that the breaks were caused during the 
facet polishing process. However, after inspection of the other samples which 
had not yet been polished, faults were also found in the waveguides on 
sam ples D8 and D6 as shown in figure 6.12.
Figure 6.11 - Waveguide breaks in sample D7
Figure 6.12 - Waveguide breaks in sample D8.
The poor quality of the waveguides on these samples rendered them 
unusable. The exact reason for the breaks in the waveguides is unknown and
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has not been experienced before or since. Fortunately two samples remained 
which allowed comparison between devices with barriers (D5) and w ithout 
barriers (D2).
6.3.1 -  C on tribu tions to device loss
Various test structures have been used to analyse the contributions to the 
optical loss of the device. The waveguide loss, although reported first, was 
measured last since a destructive cut back method was used which involved 
sequentially polishing away some of the waveguide and measuring the length 
and optical throughput. M easurements were taken for five different waveguide 
lengths and linear fit applied as shown in figure 6.13. From this linear fit a 
waveguide loss of 1.2dB/mm or 12dB/cm was concluded. This can be 
considered high for waveguides o f this size, as waveguide of sim ilar 
dimensions have been reported with losses at low as 0.25dB/cm 1. SOI based 
waveguides with much sm aller cross-section are routinely produced with 
losses below 3dB/cm 2. Losses tend to be larger in waveguides with smaller 
cross-section since the modal overlap with the sidewall is increased.
Figure 6.13 - Waveguide loss calculated by cut back method
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Cut-back loss test structures were included to experimentally characterise the 
optical loss of the P+ region incorporated into the top of the waveguide, 
waveguides formed in sections of barrier region material, sections of 
aluminium directly on top of the waveguide and sections of aluminium on top 
of the upper cladding material on the waveguide.
Rather than polishing away sections of waveguide, in this case test structures 
were defined on the mask that consist of a series of different length regions of 
the medium being examined, embedded in regular straight waveguides of the 
same length. An example diagram of the cut back test structures used is 
shown in figure 6.14. The output optical power from each of the waveguides 
was measured. The power from each of the waveguides was then compared 
to the shortest length in the range.
Figure 6 .14- Diagram of cut back optical loss test structures
Figure 6.15 shows the optical loss caused by having sections of aluminium on 
top of the upper waveguide cladding. The importance of this measurement 
comes from the fact that having alum inium passing over the waveguides (on 
top of the upper cladding) in the design of the electrodes is unavoidable. The 
linear fit of the experimental data concludes that a loss of 0.5dB/mm results. 
The lengths of waveguide for which the metal tracks run over in the device are 
typically less than 100um which results in a maximum loss of 0.05dB. It can 
be seen that this is a negligible cause of optical loss in the devices.
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Metal length (um)
Figure 6.15 - Optical loss of aluminium on waveguide with cladding 0.5dB/mm
Figure 6.16 shows the measurem ent data and modelled loss caused by 
having metal directly on top of the waveguide. A large increase in loss is 
observed over the range of metal lengths 0 to 50um, after which the loss 
levels out with metal length, this is due to the output power level reaching the 
lower measurable lim it of the detector, and is not representative o f the metal 
loss.
Metal length (um)
Figure 6.16 - Optical loss of aluminium directly on waveguide 260dB/mm
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A good agreement of the experimental results and modelling over the range 0 
to 50um is observed and a loss of 260dB/mm is concluded. A length of 
approxim ately 200um is used in the longest device which would result in a 
loss of approxim ately 52dB. This is very significant. However, in the devices 
the metal only contacts onto a proportion of the top the waveguide tapered to 
a width of 6um, whereas in the test structure it covers the entire top, sides and 
slab regions of the waveguide before tapering as shown in the SEM images of 
figure 6.17 and 6.18. Furthermore, for the example of the device with a 2 
degree interception angle and taper factor of 6, the total insertion loss is 
18.5dB with 12dB of that attributed to waveguide loss. It can be seen 
therefore that the loss caused by the metal in contact with the top of the 
waveguide in the device is much less than predicted by the results from the 
test structures. Therefore the test structures do not accurately represent the 
case in the devices.
Figure 6.17 - SEM image of metal strip completely surrounding the waveguide
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Waveguide 
Buried oxide
Figure 6 .18- Cross-sectional SEM image of metal strip completely surrounding the
waveguide
Figure 6.20 shows the results obtained from the test structure used to 
characterise the optical loss caused by the inclusion of p+ doped regions 
situated at the top of the waveguide as shown in figure 6.19.
Silicon
Figure 6.19 - Diagram of cross-section of waveguide in p+ test loss test structure
The linear fit concludes a loss of approxim ately 2.7dB/mm. The length of p+ 
doping used in the device with the longest interception region is less than 
200um, which results in a loss of approxim ately 0.5dB, which is not significant 
compared to other causes of loss in the devices.
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P+ doping length (um)
Figure 6.20 - Optical loss of waveguide with P+ doping 2.7dB/mm
Figure 6.21 reports the optical loss caused by form ing the waveguides in 
barrier material. The linear fit in this case concludes an optical loss of 
approxim ately 4.4dB/mm. In the device with the longest section of barrier 
material a length of approxim ately 200um is used which results in a loss of 
approxim ately 0.9dB.
Barrier region length (um)
Figure 6.21 - Optical loss of barrier material 4.4 dB/mm
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The total losses in the device with the best switching performance as will be 
reported in a subsequent section can be considered to be;
•  Passive waveguide loss (1.2dB/mm over 10mm = 12dB)
• Loss due to the passive crossing structure
• Loss due to the p+ doping (2.7dB/mm over 200um = 0.5dB)
•  Loss due to the barrier region (4.4dB/mm over 200um = 0.9dB)
• Loss due to the electrode metal on top of the upper waveguide 
cladding (0.5dB/mm over 100um = G.05dB)
• Loss due to the metal in contact with the top o f the interception region
The experimental unknowns in the above list are the losses due to the passive 
crossing structure and the loss due to the metal on top of the interception 
region. The total output power from the device with no applied bias is 
approxim ately 10uW. The average power from straight waveguides on the 
same sample is approxim ately 45uW . The loss of the device over and above 
that o f the straight waveguide is therefore 6.5dB. W hen including the 
waveguide loss this gives a total insertion loss of 18.5dB for the device. 
Subtracting from this, the losses due to the waveguide, p+ doping, metal on 
cladding and barrier region gives a loss o f approxim ately 5dB which can be 
attributed to the passive crossing structure and the loss caused by the metal 
on the top o f the interception region.
6.3.2 -  C arrier life tim e
The effect of the barrier and resultant efficiency of the switch has been shown 
in a chapter 4 to be dependent on the free carrier lifetime of the barrier region 
and the surrounding silicon. Measurements were performed to characterise 
the free carrier lifetime of the intrinsic silicon waveguides and the waveguide 
sections formed in barrier region material. In chapter 4 a reflection based 
pump-probe experim ent was performed on SOI samples. This involved 
tapping off a small proportion o f the pulsed pump beam and through the use ,
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of a spatial delay stage making this beam incident on the area of generated 
carrier at different time steps after the pump pulse had switched off. The 
reflected power was then captured on an optical detector and by using a lock 
in am plifier and com puter monitoring system the decay in generated carriers 
could be analysed.
In this case a transmission based optical pump-probe method was employed 
to analyse the free carrier lifetime in the waveguide sections. A diagram of the 
experimental set up is shown in figure 6.22.
800 nm 
Pum p beam
o
Figure 6.22 - Diagram of setup to measure the free carrier lifetime within the optical
waveguides
Free carriers were optically generated in the waveguides using short pulses 
(~80fs) of a pump laser o f wavelength 800nm which was incident onto the top 
of the waveguides. CW laser light o f wavelength 1550nm was coupled into the 
waveguide to act as the probe beam and the output power from the 
waveguide was measured with a fast optical detector. The signal from the 
detector was then passed through an inverting amplifier to an oscilloscope. A 
sharp increase in voltage from the am plifier is observed when the pulse of the 
pump laser is incident on the waveguide, causing a generation of free carriers 
and therefore an increase in optical loss.
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Time (ns)
Figure 6.23 - Decay of photo generated carriers in the intrinsic straight waveguide
After the pulse has switched off, the concentration of free carriers in the 
waveguide decays, resulting in a reduction of the optical loss and output 
voltage from the amplifier. The rate of this decay is dictated by the free carrier 
lifetime of the material. The results for the intrinsic straight waveguide are 
shown in figure 6.23. By applying an exponential decay fit to the experimental 
data a free carrier lifetime of 4.9ns was concluded, which is in close 
agreement to the lifetime measured in waveguides of sim ilar size3 and is close 
to that used in the modelling o f chapter 4.
Unfortunately the optical output power from the waveguides with sufficiently 
long barrier material sections (compared to the spot size of the pump laser) 
was too low, meaning that the signal was lost in the noise of the detector. 
Therefore it was not possible to measure the lifetime directly in these 
waveguides. A  small signal could be seen in the waveguides with shorter 
length of barrier material as is shown in figure 6.24. In this case the pump 
beam spot size is such that it is mostly incident on the intrinsic regions of the 
waveguide surrounding the region of barrier material; a first order decay is 
therefore not expected.
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Figure 6.24 - Decay of photo generated carriers in the waveguide in barrier material
Attem pts to fit a second order exponential to the signal were not successful 
and it was not possible to calculate the lifetime of the barrier material, due 
primarily to a poor signal to noise ratio. The results of reflection pump probe 
measurements as shown in chapter 4 could therefore not be confirmed in the 
waveguide.
6.4 -  D evice ch a ra c te risa tio n
In this section the characterisation of the devices is described and reported. 
W ith the laser light of wavelength 1550nm coupled into the input waveguide 
the power was first optim ised from the ‘transm itted’ output waveguide. The 
probe was then dropped onto the electrode pad and optical power re­
optim ised since some slight m ovem ent of the sample can be caused when the 
probe contacts the surface. A  sweep of the forward bias voltage was 
performed and the optical output power and drive current measured at each 
voltage step. The bias voltage was programmed to increase until a drive 
current of 250mA was reached, beyond which there is a risk of damaging the 
devices as can be seen in the SEM image of figure 6.25.
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Figure 6.25 - ‘Blown’ device due to a too high drive current
After the voltage scan was com plete the output lens was moved to capture the 
light from the ‘reflected’ output waveguide and the voltage scan repeated.
6.4.1 -  Passive device m easurem ents
The most interesting and complete results were obtained from the set of 
devices with a taper factor of 6. Firstly, the passive optical behaviour of the 
devices will be analysed. The optical powers from the reflected and 
transmitted output waveguides have been recorded with no applied bias. 
S imulations have also been performed using the actual device dimensions as 
measured by SEM. A  cross sectional SEM image of a waveguide on sample 
D5 is shown in figure 6.26.
10/5/2009 HV Spot Mag Det I W D HFW   10pm ------- -
17 PM 20.0 kV 3 0 23539x ETD|15 9m m  5 74 pm______________________
Figure 6.26 - SEM of waveguide cross-section
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The actual waveguide dimensions have been measured to have a width of 
1 um, a height of 1.5um and a slab height of 780nm. The point at the start and 
the end o f the interception region was designed to be chopped to a width of 
1um in order to satisfy the minimum feature size on the mask. The left hand 
image of figure 6.27 shows an SEM image of the point from one of the 
devices. The point appears to be more rounded with a feature size of 500nm. 
However, due to the metal coverage which broadens the appearance of the 
waveguide by approxim ately 250nm on either side (as can be seen in the right 
hand image of figure 6.27) the actual point is assumed to be rounded with a 
width o f approxim ately 1um.
The losses caused by the inclusion of the p-type region at top of the 
waveguide rib, and the barrier region, as characterised on the test structures, 
have also been included into the model. The loss caused by the metal directly 
onto the waveguide has not been included. This is due to the uncertainty over 
the actual loss caused and also since it evenly straddles both sides of the 
crossing and is therefore expected to cause equivalent loss to the output 
power of both the reflected and transmitted output waveguides. Consequently 
the modelled device crosstalk will not be affected.
Figure 6.27 - SEM TIR switch point and feature broadening due to metal.
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(a)
(b)
(c)
Figure 6.28 - final structures modelled based on experimental findings.
Figure 6.28 shows diagram s of the final structures being modelled, (a) is a 
plan view of the crossing region, (b) is the waveguide dimensions away from 
the interception region and (c) is a cut through the m iddle of the interception 
region. The experimental and modelling results for the sample w ithout a 
barrier are shown in figure 6.29. The output powers are presented as a 
fraction of the total output power from the device to allow a comparison with 
the modelling. The experimental data is represented by the points and the 
modelling by the lines in each case. A  good agreement between the modelling 
and the experimental results can be observed. For all measurable interception 
angles the devices operate as required, in that with no applied bias the 
m ajority of the power is output from the transmitted output waveguide.
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Without barrier
Interception angle (°)
Figure 6.29 - Experimental and modelling results for sample without barriers at OV
In the sample with barriers a different result occurs as is shown in figure 6.30. 
For the devices with small interception angles (1.5 degree and 1.75 degree) 
the majority of the power is output from the reflected output waveguide. For 
the devices with interception angles 2 degrees and above the majority o f the 
power is output from the transmitted output waveguide with no applied bias as 
required. This difference in behaviour must be due to the inclusion of the 
barrier into the interception region of the device. A  mismatch in the refractive 
index between the barrier region material and the surrounding silicon can 
cause a partial reflection of the input light even in the absence of an applied 
bias.
From chapter 4 it was mentioned that it was not possible to be certain whether 
the refractive index of the barrier region material was fully recovered to that of 
single crystal silicon or not, due to absence of m easurem ent data on the 
unimplanted sample. To explain this result, the devices have been modelled 
with different refractive index m ismatches and when m ismatch of 0.005 is 
defined a good agreement between the modelling (lines) and experimental 
(points) data is observed (figure 6.30).
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With barrier
Interception angle (°)
Figure 6.30 - Experimental and modelling results for sample with barriers at OV
Test structures were included on the mask in order to measure any mismatch 
between the refractive index of the two regions. These consisted of Mach- 
Zehnder interferometer (MZI) structures with differing lengths o f barrier 
material as shown in figure 6.31. A  MZI structure can be used to convert 
phase change into intensity change. They consist of a 3dB optical power 
splitter feeding two arms in this case of equal length, connected to an optical 
power combiner. W hen the phase output of the two arms are the same, 
constructive interference occurs in the power com biner resulting in a maxima 
in output power. If the light from the two arms arrive at the com biner with a tt  
radian phase difference it will destructively interfere resulting in a m inimum in 
output power. If a refractive index mismatch is present between the barrier 
material and surrounding silicon, the phase of the light exiting a waveguide 
formed in barrier material of a given length will be shifted with respect to the 
phase of the light exiting a waveguide formed in the intrinsic surrounding 
silicon of the same length. The am ount of phase shift will be dependent on the 
length of the waveguide region, the refractive index difference and the 
wavelength of the input light.
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Figure 6.31 - MZI structure used for refractive index mismatch characterisation
A range of MZIs with different lengths of barrier region material were used to 
trace out a sinusoidal variation in output power varying from a maxima (no 
phase difference) to a m inima in optical output power (tt phase difference). In 
order to make good measurem ents of the refractive index mismatch a 
sufficient number of data points should lie in each cycle in order to be able to 
fit to the experimental data. However, due to the uncertainty over what the 
mismatch would actually be a range was chosen from 0 to the maximum 
possible, the full length of the MZI arm, 2200um. The number of MZIs should 
also be kept small in order to not consume too much mask space. The lengths 
selected were therefore; 2200um, 2000um, 1800um, 1400um, 1000um, 
600um, 200um, 100um and 0 um. The phase difference of the light from the 
two arms is;
<f> =
2nL0(nd - n t )
A0
-E6.1
W here LD is the length of the barrier region, ns is the refractive index of the 
silicon and nd is the refractive index o f the barrier region material. The output 
power from the MZI follows a cosine function of the phase difference. For 
example, with a refractive index m ismatch of 3e-4, 5e-4 and 7e-4 the 
normalised output power against length of defect region is as shown in figure 
6.32.
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Length of barrier region (um)
Figure 6.32 Theoretical normalised output power with barrier region length
The period of the cosine function indicates the refractive index mismatch, so it 
is important to fit to the period rather than the output power. The experimental 
data and theoretical normalised output power (neglecting losses) are shown in 
figure 6.33.
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Figure 6.33 - Barrier refractive index mismatch test structure
The black line represents the theoretical output power o f the MZI against 
different barrier region lengths for a refractive index m ismatch of 0.005 as was
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shown to fit well with the experimental data from the devices. It can be seen 
that the test structure is too sensitive in that there are too many periods over 
the range of lengths used. It is therefore not possible to verify the refractive 
index m ismatch from the experimental data. Although it is equally possible 
that the hypothesis of a refractive index mismatch of 0.005 is valid.
6.4.2 -  E lectro -op tic  characterisa tion
The measurements from the devices over a range of forward bias voltages 
(and therefore drive current) will now be reported. W here results were 
obtainable from the sample with and w ithout barriers the results are shown 
side by side for ease of comparison.
The device with a 1.5 degree interception angle on the sample with no 
barriers was optically faulty. The results obtained from the device with barrier 
is shown in figure 6.34. A t 0A drive current the majority of the output power 
exits the device from the reflected output waveguide. As the drive current is 
increased the proportion of the output power exiting the device from each of 
the output waveguide remains approxim ately the same.
Barrier 1.5 degree
Figure 6.34 - Electro-optic response of device with 1.5 degree interception (with
barrier)
This result further supports the hypothesis that a refractive index m ismatch is 
present between the barrier region and the surrounding silicon. In this case it 
appears that the mismatch is sufficient to cause total internal reflection in the
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absence of injected carriers. Therefore further enhancement of the refractive 
index mismatch through the injection of the free carriers does not cause an 
increase in the proportion of the light exiting the device from the reflected 
output waveguide.
Drive current (A) Drive current (A)
Figure 6.35 - Electro-optic response o f device with 1.75 degree interception, without
barrier (left) and with barrier (right)
The results obtained from the devices with 1.75 degree interception angle are 
shown in figure 6.35. Two distinctively different device behaviours are 
observed from the device with and without barriers. For the device without 
barrier, the power from the transmitted output waveguide decreases with drive 
current, however the power from the reflected output waveguide remains 
approximately constant across the range of drive currents passed through the 
device indicating that the injected carriers are not causing a reflection of the 
input power. The reduction of power from the transmitted output waveguide in 
this case is more likely to be due to absorption from the injected carriers.
In the device with barrier, the majority of the input power again exits the 
device from the reflected output waveguide with no current passed through 
the diode; however the proportion of power from the reflected output 
waveguide is less than in the device with 1.5 degree interception angle. As the 
current is increased a reduction in the power from the transmitted output 
waveguide is observed coupled with an increase in the power from the 
reflected output waveguide. In this case it is likely that with no current passed 
through the device a partial reflection is still occurring due to the refractive 
index mismatch at interface of the barrier region, and that as the current is
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increased and carriers are injected into the device, this refractive index 
mismatch is enhanced further causing a greater proportion of the light to be 
reflected. Whilst this data does not represent a good switch, it supports the 
principle of operation, as increased switching is achieved with increased 
current.
Figure 6.36 - Electro-optic response o f device with 2 degree interception, without
barrier (left) and with barrier (right)
The results from the devices with 2 degree interception angle are shown in 
figure 6.36. Again for the device without barrier, a reduction in the optical 
power from the transmitted waveguide is not coupled with an increase in 
power from the reflected waveguide and therefore absorption is likely to be 
the cause.
The device with barrier shows the best switching performance of the range. 
Without passing current through the diode, the majority of the output power 
exits the device via the transmitted output waveguide. As the drive current is 
increased the output power transfers from the transmitted output waveguide to 
reflected output waveguide such that at the end of the switching range 
(250mA) the majority of the power exits the device via the reflected output 
waveguide. The switch over point occurs at a drive current of approximately 
150mA. The crosstalk at 0mA and 250mA is -4.3dB and -2dB respectively. 
The extinction ratio of the power from the reflected and transmitted output 
waveguides is 4.9dB and 1.6dB respectively. Whilst the extinction ratio is not 
as large as expected (10dB in both states targeted in the design phase), this 
device demonstrates the feasibility of the switch design, and successful
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switching. The increase in reflected output power and decrease in transmitted 
output power with increasing drive current can be attributed to a reflective type 
switching operation as will be demonstrated in section 6.4.5. The fluctuations 
upon this dominant reflective trend can be attributed to the presence of 
residual higher order modes which are excited at the entrance to the 
interception region.
The results from the device with 2.25 degree interception angle are shown in 
figure 6.37. For the device from the sample without barriers a similar 
behaviour is observed to that from the previous two interception angles, with 
absorption causing a reduction in the throughput power.
Drive current (A) Drive current (A)
Figure 6.37 - Electro-optic response o f device with 2.25 degree interception, without
barrier (left) and with barrier (right)
In the device with carrier restrictive barrier an increase in the reflected output 
power and decrease in transmitted power are observed with increasing drive 
current, however, by the end of the drive current range used in the 
experiment, the power does not swap over. In this case the refractive index 
mismatch provided by the injected carrier is not sufficient to cause a total 
internal reflection, meaning that even at maximum current, only partial 
reflection occurs.
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No barrier 2.5 degree
Drive current (A) Drive current (A)
Figure 6.38 - Electro-optic response o f device with 2.5 degree interception, without
barrier (left) and with barrier (right)
Similar results are observed for the devices with a 2.5 degree interception 
angle. Absorption from injected free carriers again appears to cause a 
reduction in the output power from the transmitted waveguide in the device 
without barrier. In the device with barrier, power is transferred from the 
transmitted output waveguide to the reflected output waveguide as the drive 
current is increased, however, the strength of the transferral of power is less 
again than in the device with a 2.25 degree interception. This is expected 
since as the interception angle is increased the input light is incident on the 
reflection interface at a smaller angle and therefore requires a greater 
refractive index mismatch for reflection to occur.
Drive current (A)
Figure 6.39 - Electro-optic response o f device with 2.75 degree interception, without
barrier (left) and with barrier (right)
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No barrier 3 degree
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Figure 6.40 - Electro-optic response o f device with 3 degree interception (without
barrier)
Unfortunately, the device with 2.75 degree interception on the sample without 
barriers and the device with 3 degree interception angle on the sample with 
barriers were both faulty. The device with 2.75 degree interception angle on 
the sample with barriers is shown in figure 6.39. Similar behaviour is observed 
as in the devices with the previous two interception angles, in that power 
transferral from the transmitted output waveguide to the reflected output 
waveguide occurs with increasing drive current, however sufficient power 
transfer for switching does not occur.
The results from the device with a 3 degree interception angle without barrier 
are shown in figure 6.40. Again absorption of the input light appears to be the 
observed effect with increasing drive current, since whilst the output power 
from the transmitted waveguide decreases, an increase in power from the 
reflected output waveguide is not observed.
Throughout this range of results a trend has been observed. The devices form 
the sample without barriers do not show any switching operation. In these 
devices, when a forward bias is applied, it is likely that the injected free 
carriers readily diffuse and therefore do not form an efficient reflective 
interface in the interception region. As a result, a negligible increase in power 
from the reflected output waveguide with increasing drive current is seen. This 
set of experimental results has demonstrated the need to implement a carrier 
restrictive barrier to invoke a switching operation.
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In the devices from the sample with barriers, further evidence of a refractive 
index mismatch at the interface of the barrier region is demonstrated. Despite 
this mismatch, beyond the interception angle for which the mismatch causes 
total internal reflection (1.5°), all devices show transferral of power from the 
transmitted to the reflected output waveguide with increasing drive current. 
The best results have been obtained from the device with a 2° interception 
angle where a switching operation has been observed. Due to mask space it 
was only possible to fabricate devices with a limited range of interception 
angles. An optimal device is expected to have an interception angle between 
1.75° and 2 °. Further analysis performed on this device will now be presented 
to show that the switching operation is likely to be caused due to the injected 
carriers rather than a thermally induced change in refractive index and that the 
switching is due to a reflective effect rather than a multimode interference or 
coupler based effect.
6.4 .3 - Thermal analysis
As stated in the first chapter, one advantage of the TIR switch over other 
switching topologies is its thermal stability. During the previous measurements 
the temperature of the sample stage had been stabilised at 20°C.
Drive current (A)
Figure 6.41 - Temperature sensitivity o f device D5-2D-6T
The switching performance of the device at elevated temperature was also 
analysed. The temperature of the sample stage was set to 70°C which is the
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maximum possible. The optical power from the two output waveguides was 
then measured in turn with different drive currents. The results are shown in 
figure 6.41 together with those obtained at a temperature of 20°C for 
comparison purposes. Only slight variations in the results obtained at 20°C 
and 70°C can be seen. This result is significant for two reasons. Firstly, it 
demonstrates the temperature insensitivity of this type of switching operation. 
Secondly it shows that the switching operation being observed is due to the 
plasma dispersion effect (free carriers) rather than the thermo-optic effect.
In steady state or at slow switching speeds the heat generated in the 
switching region of the device can dissipate throughout the silicon overlayer. A 
significant temperature gradient which might impair the switching performance 
is therefore not expected. For faster switching the pulses can be shorter than 
the time required for the generated heat to dissipate. To analyse the worst 
case temperature (and therefore refractive index) gradient produced in the 
device, switching at 70MHz (the maximum estimated in chapter 4) has been 
considered with heat generation only in the active half of the interception 
region of the device and with no heat dissipation. The device with barrier and 
2 degree interception angle has been again been considered for this analysis. 
A drive current of 150mA was required in order to reach the switch over point. 
From figure 6.42 it can be seen that this corresponds to a drive power of 
436mW. This will form a DC heating effect which influence the refractive index 
profile in the chip.
Drive power Vs Drive current
Drive current (A)
Figure 6.42 -  Drive power against drive current
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In a pulse of 5ns 2.2nJ of energy is transferred to the device. The mass of the 
silicon constructing one half of the interception region is 2.9ng and therefore 
the corresponding change in temperature is 1.04°C. The resulting refractive 
index change profile together with that not considering any temperature 
change is shown in figure 6.43.
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Figure 6.43 -  Refractive index change profile with and without thermal consideration
In reality some heat generation will also occur in the barrier side of the 
interception region of the device and together with dissipation of the 
generated heat the slight perturbation of the refractive index profile shown in 
figure 6.43 will be less.
6.4.4 -  Wavelength analysis
Another theoretical advantage of the switch is wavelength independence. The 
measurements on the devices were performed at 1550nm. To analyse any 
wavelength dependence of the device, measurements were repeated at 
1525nm and 1600nm, the minimum and maximum wavelengths of the laser’s 
range. The results are shown in figure 6.44, together with those obtained at 
1550nm for comparison purposes.
-t  ---1----- 1-■---1--- 1---.---1---1---r0 1 2 3 4 5 6
Distance across reflection interface (um)
193
Drive current (A)
Figure 6.44 - Wavelength independence o f device D5-2D-6T
Only slight variations in the results obtained at the three wavelengths which 
extend to the entire range of the laser source. This result is also significant as 
it demonstrates that the TIR switch is wavelength insensitive over the range 
1525nm to 1600nm.
6.4.5 -  R e flec tion , M u ltim o d e  in te rfe re n ce  o r  C o u p lin g
The structure of switches based upon reflection, multimode interference and 
coupling have only subtle differences (mainly in interaction length) as can be 
seen comparing previous devices reported in the literature4,5,6. It is therefore 
important to analyse whether the switching operation experimentally observed 
in the above device is occurring due to reflection, multimode interference or 
coupling.
Optically modelling has been performed on 2 slightly different structures 
configured as a multimode interference switch or a zero-gap directional 
coupler. The structures have been formed with similar dimensions as those 
used in the device with a 2 degree interception and taper factor of 6. Firstly 
the devices were subjected to a variation in wavelength of 1520nm-1600nm. 
Figure 6.45 shows the modelled wavelength sensitivity of the coupling based 
device (left) and the multimode interference device (right).
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Figure 6.45 - Wavelength sensitivity o f the coupler based device (left) and the 
multimode interference based device (right)
As has previously been shown experimentally, the device of this work has 
weak wavelength sensitivity over this range. If the device was acting as 
coupler based switch the expected wavelength sensitivity would be similar to 
that shown in figure 6.45 (left) over the range 1520nm-1600nm. It is not likely 
therefore that the switching effect observed in the device can be attributed to 
a coupling effect. Only weak wavelength sensitivity can be seen in the 
multimode interference based device.
Next a global refractive index variation of -0.05 is applied to the interaction 
region of the devices. A refractive index change of -0.05 corresponds to 
temperature change of approximately -270°K or an injected free carrier 
concentration of approximately 2.5x1019.cm"3 both of which can be considered 
very large. The output powers from each of the devices over this refractive 
index change range can be seen in figure 6.46.
For the multimode interference device, the variation in output power from the 
two ports is very weak over the entire range. Some variation in the output 
powers from the coupler based device are observed, however it is weak, 
especially considering the magnitude of the refractive index change. These 
findings are in good agreement with the devices reported in the literature 
where those based upon coupling or multimode interference have a much 
greater interaction length than that of reflection based switches4,5,6.
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Figure 6.46 - Modelled sensitivity o f the coupler based device (left) and multimode 
interference based device (right) to global refractive index change
Furthermore, if the switching observed in the device was occurring due to a 
coupling or multimode interference based effect in response to a global 
refractive index change, a similar switching operation would be expected from 
the devices with and without carrier restrictive barriers, which has been shown 
to not be the case. It can therefore be concluded that the switching operation 
observed in the device is occurring due to reflection.
6.5 -  Summary
In this chapter experimental results from the fabricated devices were 
demonstrated. Electrical results were obtained from all samples and a diode 
like l-V characteristic observed for a majority of the devices over all samples. 
This indicates successful fabrication of the active part of the device. Optical 
testing was attempted firstly on sample D7, however, a poor optical 
transmission was observed with a very high degree of scattered light 
observed in the slab regions to the sides of the waveguide. The reason for the 
poor optical performance was found to be due to breaks in the waveguides. 
Breaks were also found in the waveguides on samples D6 and D8. The 
remaining samples D5 and D2 were tested optically.
Sample D5 contained devices with defect barriers and sample D2 without. In 
the devices without barriers even weak switching operation was not observed,
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instead the injected carriers readily diffuse and cause absorption of the 
throughput light, rather than setting up an abrupt reflection interface. This 
demonstrates the requirement for a carrier restrictive barrier in this type of 
device. Much stronger switching operation was observed in the devices with 
defect barriers; however the barrier itself causes a passive refractive index 
mismatch which can in the absence of an applied bias cause total or partial 
reflection of the input light depending on the interception angle.
The best switching performance was observed in the device with a 2 degree 
interception angle. This switching operation has been shown to thermally 
stable comparing the results obtained at 20°C and 70°C and wavelength 
insensitive comparing the results obtained at 1525nm, 1550nm and 1600nm. 
This suggests that the device is operating on a reflective effect rather than a 
coupler or multimode interference based effect and is driven by the plasma 
dispersion effect (change in the free carrier concentration) rather than a 
thermally induced refractive index change. The device has an insertion loss of 
18.5dB however 12dB of that is due to the large passive straight waveguide 
loss. The other contributions to the device loss have been estimated as; 0.5dB 
due to the p+ doping, 0.05dB due to the electrode metal on top at the upper 
cladding layer passing over the waveguides and 0.9dB due to the barrier 
region. The remaining 5dB loss can be attributed to the metal in contact with 
the top of the interception region and the passive crossing structure itself.
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7 -  Conclusion and recommendations for further development
7.1 -  Conclusion
In the previous chapters, the field of silicon photonics and optical switching 
have been introduced. The advantages of the total internal reflection based 
optical switch over other switching topologies have been highlighted in 
wavelength insensitivity, thermal stability, and device footprint. The 
unrestricted diffusion of the injected free carriers has been identified as a key 
technical challenge in producing an efficient device in silicon. Two methods for 
preventing this free movement of the injected carriers have then been 
introduced as the topic for investigation in this work.
The first method uses a very thin (nms) silicon dioxide layer around the active 
region of the device and along the reflection interface to contain the injected 
free carriers very precisely at this defined perimeter, thus setting up an abrupt 
spatial variation in the free carrier concentration and therefore refractive index 
as required for efficient switching. The barrier, if made thin enough, has been 
shown through the use of FDTD modelling to have very little effect on the 
propagating light whilst being very effective at blocking carrier movement. The 
use of waveguide tapering at the approach of the crossing region has been 
shown to reduce crosstalk such that devices are able to be formed in shallow 
angled crossings which are more sensitive to switching and require a lower 
drive current. Fabrication of this version of the device was unfortunately not 
performed due to the lack of the required process tools. However, a good 
switching performance was estimated through the use of combined electrical 
and optical modelling and it therefore concluded that the use of a thin S i02 
carrier restrictive barrier is a feasible method of producing an efficient 
switching operation.
The second version of the device utilises a barrier region formed of defective 
silicon to prevent the diffusion of the injected carriers. Electrical modelling has 
shown that a region of silicon with reduced free carrier lifetime on the alternate
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side of the crossing to the PIN diode structure can effectively enhance the 
abruptness and magnitude of the spatial variation in electron and hole 
concentration. Optical modelling of these free carrier profiles have shown that 
the efficiency of the device is enhanced as the free carrier lifetime of the 
barrier region is reduced, reaching an optimum at approximately 50ps.
Material based investigations into ion implantation induced defective silicon 
have shown that by completely amorphising the SOI overlayer and regrowing 
it into polycrystalline silicon using an 800°C anneal for 10 minutes, regions 
can be produced which have the required electrical and optical properties. 
(Subsequent measurements on fabricated devices have however suggested 
that the refractive index is not completely recovered).
A switching device has been designed through optical and electrical 
modelling. Waveguide dimensions were found which could achieve both 
single mode and birefringence free propagation. Waveguide crossings were 
designed using waveguide tapers to reduced undesired crosstalk at small 
crossing angles. The positions of the doped regions were analysed with 
respect to the optical loss which they cause. A full fabrication process was 
developed with careful consideration of process tool limitation and mask 
minimum feature size driven design rules and the thermal budget. A 
significant amount of process step development and simulation was required 
in order reproduce the design as closely as possible.
Characterisation on fabricated device samples has been performed. Electrical 
testing has shown a diode like l-V characteristic on a majority of the devices 
on all samples, showing successful fabrication of the active region. Optical 
testing uncovered that very poor waveguides were produced on samples D6, 
D7 and D8, and upon SEM imaging the devices, a significant amount of faults 
were found in the waveguides, the cause of which is unclear. Much better 
optical performance was observed on samples D2 and D5. Sample D2 
contained devices without carrier restrictive barriers and D5 with barriers, 
allowing a direct comparison of devices with and without barriers.
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The best results were obtained in the range of the devices with a taper factor 
of 6. The output powers from the devices were first analysed in the absence of 
a bias voltage. A good agreement was found between the experimental 
results and modelled results for the devices without barriers when the 
fabricated device dimensions are used. When a refractive mismatch of 0.005 
is defined at the interface of the barrier region, good agreement is also 
observed between the modelling and experimental results obtained on the 
devices with barriers.
Further evidence of this refractive index mismatch was found when the results 
obtained when increasing current is passed through the devices were 
observed. However, test structures defined to measure such a refractive index 
mismatch were too sensitive to be able to confirm the presence and 
magnitude.
Electro-optic measurements were performed on the devices by applying an 
increasing forwards bias across the diode, and monitoring the drive current 
and output powers from the transmitted and reflected output waveguides. In 
all of the devices without carrier restrictive barriers negligible switching 
operation could be observed with increasing drive current. A reduction in the 
power from transmitted output waveguide, which was not coupled with an 
increase in power from the reflected output waveguide, was attributed to 
absorption due the injected free carriers freely diffusing and flooding the 
interception region. These results again confirm the requirement for a carrier 
restrictive barrier in this type of switching device.
Switching operation was observed in the devices with barriers. Total internal 
reflection was reached in the device with the smallest interception angle 
without an applied bias due to the passive refractive index mismatch at the 
interface of the barrier region. As the current passing through this device was 
increased no significant change in the output power was therefore observed. 
For the device with next smallest interception angle (1.75°) a partial reflection 
from the interface of the barrier region caused the majority of the light the exit 
the device from the reflected output waveguide without applied bias. As the
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drive current through this device was increased the refractive index mismatch 
and therefore reflection interface was enhanced due to the injected carriers. 
An increase in the power from the reflected output waveguide coupled with a 
reduction in power from the transmitted output waveguide was observed with 
increasing drive current. The best switching performance was obtained from 
the device with a 2° interception angle. In the absence of an applied bias, the 
majority of the power leaves the device from the transmitted output waveguide 
as is required. As the drive current is increased the output powers switch over 
such that with maximum drive current (250mA) the majority of the output 
power exits the device via the reflected output waveguide. This suggests that 
an optimal waveguide interception angle exits between 1.75° and 2°. Another 
fabrication run and further experimental work would be required to identify this 
angle, but it is likely that improved switching would result.
In the devices with larger interception angles, increasing the drive current 
causes power to be transferred from the transmitted output waveguide to the 
reflected output waveguide however the switching operation is not effective 
enough to cause a switch over in power. The effectiveness of the switching 
operation tends to be reduced with increasing interception angle since the 
light is incident on the reflection interface at a smaller angle and therefore a 
larger refractive index mismatch is required for reflection.
The device for which the best switching performance was obtained (2° 
interception angle) was also measured at an elevated temperature to analyse 
any temperature instability. Negligible differences could be observed between 
the results obtained at 20°C and 70°C suggesting that the switching operation 
is both occurring due to the plasma dispersion effect rather than the thermo­
optic effect and is also thermally stable. Measurements were performed at 
wavelengths of 1525nm, 1550nm and 1600nm in order to analyse any 
wavelength sensitivity in the switching operation. Little difference was 
observed in the results obtained at each wavelength suggesting wavelength 
insensitive switching. It is concluded that the switching operation observed in 
the device is occurring due a reflective based effect rather than a coupling or 
multimode interference type effect.
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The insertion loss of the device has been measured to be 18.5dB of which 
12dB can be attributed to the passive waveguide loss. Optical test structures 
used to measure the loss of different components in the switch suggest that 
the remaining 6.5dB of loss can be attributed to the p+ doping (0.5dB), the 
barrier region (0.9dB) and the electrode metal passing over the waveguides 
on top of the upper waveguide cladding (0.05dB). The passive crossing 
structure loss and the loss caused by the metal in contact with the top of the 
interception region are not fully known.
A drive current of 150mA is required to reach the crossing point of the optical 
power from the two output waveguides; this can be considered quite high. The 
reason for the weaker than expected switching operation could be attributed 
to a non optimal free carrier lifetime in the barrier region. Furthermore, the end 
of range defect band produced in the active region due to the barrier implant 
and left behind after lateral regrowth (as was explained in chapter 5) can 
cause an enhancement in carrier recombination and therefore a reduction in 
the injected free carrier concentration. Carrier lifetime measurements were 
performed and confirmed a lifetime of 5ns in the intrinsic straight waveguides. 
This does not take into account any end of range defects which are likely to 
exist in the active region of the devices. Attempts to measure the free carrier 
lifetime in waveguides formed in barrier material were unsuccessful due to 
insufficient optical throughput. It was therefore not possible to analyse 
whether a weakness in switching performance is caused by a non optimal 
barrier region free carrier lifetime or due to a reduction of free carrier lifetime 
in the active region due to end of range defects.
The results of this work have clearly demonstrated how the switching 
operation in a reflective type optical switch based upon carrier injection can be 
enhanced by use of a carrier restrictive barrier. The outright switching 
performance of the best performing device is modest. However the concept of 
using a carrier restrictive barrier to improve the switching operation has been 
proven. This represents the first iteration in the device development. In order 
for the device to be considered for applications for which optical based
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devices are currently used, the outright performance of the switch must be 
improved in terms of the insertion loss, switching current, cross talk and 
extinction ratio.
It is therefore concluded that the use of a defective silicon barrier is an 
effective way of enhancing the switching performance of the device and with 
further development, using the information generated in this first iteration it is 
expected that a high performance optical switch could be produced
The final section of this report is dedicated to suggestions for future work and 
directions to improve the performance of the device.
7.2 -  Further work
Key directions have been identified where further work could be performed to 
improve the performance of the switch.
7.2.1 -  Reducing device loss
The most significant contribution to the device insertion loss is the intrinsic 
straight waveguide loss which as mentioned in the previous chapter has been 
found to be approximately 12dB/cm. It is expected that significant 
improvements can be achieved since waveguides of similar dimensions have 
been produced in the sub 1 dB/cm regime1. The most likely cause of the loss 
is due to waveguide sidewall roughness since the waveguide fabrication 
process in the ATI is not mature. Further development of the lithographic and 
etch processes are recommended in order to reduce sidewall roughness. A 
photoresist smoothing step involving a light plasma ash could be considered2. 
The waveguide sidewall may also be post etch smoothed through thermal 
oxidation or chemical etching.
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7.2.2  -  R efra ctiv e  in d e x  o f  barrier
The refractive index mismatch between the barrier and the surrounding 
unimplanted material in the devices is one reason why the fabricated devices 
did not operate exactly as expected. For example, in the device with a 1.5° 
interception angle, total internal reflection occurred even without injecting free 
carriers. One option might be to use this mismatch in refractive index to 
provide some of the refractive index change required to switch a device with 
larger interception angle therefore reducing the current required. This is not 
the best option however, since the smaller the interception angle is the more 
efficient the switching operation is. This is demonstrated in figure 7.1 which 
has been produced through the use of optical modelling.
Interception angle (°) Interception angle (°)
Figure 7.1 -  Gradient of crosstalk change with refractive index change against 
interception angle (left) and drive power with interception angle (right)
Crossings of different interception angles (1.5° to 3.5°) have been defined in 
the modelled and a refractive index change applied to one half of the crossing 
as it would be in the switch. The amount of crosstalk change with refractive 
index change (Y axis) represents how much the optical power is switched 
from one output to another with change in refractive index, therefore the 
greater this number is, the better the efficiency of the switch. It can be seen 
that the devices with interception angles from 1.5° to 1.75° are at least 3 times 
more efficient than those with interceptions angles above 3°. It is therefore 
beneficial to invest more research effort into developing barrier region material 
with the same refractive index as that of the surrounding unimplanted
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material. Also shown in figure 7.1 is the modelled drive power required to 
reach the switchover point for different interception angles. Another motivation 
for using devices with small interception angles is the lower drive power that is 
required.
Optical modelling has suggested that the refractive index mismatch in the 
fabricated devices is approximately 0.005. A study into methods of controlling 
and reducing this refractive index mismatch is recommended. MZI based test 
structures should be designed which are less sensitive than those used in this 
work and can therefore give further confirmation of the refractive index 
mismatch. If it is not found to be possible to adjust the processing to achieve 
the required refractive index another possibility would be to dope it with an n 
or p type impurity. According to Soref et al.3 the refractive index of silicon at a 
wavelength of 1550nm varies with an excess of electrons or holes according 
to the following relationship;
An = Ane +Anh = - [ (8 .8 x lO -22A A /J+ (8 .5 x lO - 18(A A rJ0-8)] - E7.1
Where An is the total refractive index change, Ane and Anh are the refractive 
index changes due to electrons and holes, and ANe and ANh are the 
concentrations of electrons and holes respectively.
In order to achieve a refractive index reduction of 0.005 in the barrier region 
and therefore balance with the refractive index of the surrounding silicon a 
doping concentration of 2.9e18 holes/cm3 or 5.7e18 electrons/cm3 is required. 
The device has been modelled in SILVACO with the barrier region doped with 
the above mentioned impurities and concentrations in order to analyse the 
effect on the magnitude and abruptness of the achieved refractive index 
profile.
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Figure 7.2 refractive index profile across the interception region without applied bias
(left) and with applied bias (right)
The free carrier concentration profiles have been extracted from a line across 
the centre of the device (similar to the method used in chapter 4) and 
converted to refractive index change using E7.1. The refractive index 
increment due to the barrier region properties has also been taken into 
account and the resultant refractive index profiles are shown in figure 7.2 with 
a 0V forward bias (left) and 1.2V forward bias (right).
For the 0V condition it can be seen that there is very little refractive index 
variation across the devices which have been doped. The 0.005 refractive 
index variation can be seen for the case of the undoped device. When a 1.2V 
forward bias is applied to the device the magnitude and shape of the refractive 
index variation for the device without doping and with p-type doping are 
similar, however, a much smaller variation is observed for the device with n 
type doping. It is concluded that p-type doping could therefore be used to 
balance the refractive index of the barrier region at 0V whilst not significantly 
affecting the refractive index mismatch with applied forward bias as required.
7.2.3 -  Enhancement of the switching operation
Enhancements in the switching operation correspond to reducing the 
switching current and improving the extinction ratio of the device. This can, as 
has already been mentioned, be achieved through the use of devices with
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smaller interception angles. Another way to improve switching operation, as 
was shown in a chapter 4, is to tune the material properties such that an 
optimal free carrier lifetime is used in the barrier region of the device. As was 
reported in chapter 6, it was not possible to measure the free carrier lifetime of 
the barrier regions due to the level of optical throughput, it is therefore not 
possible to tell if the lifetime of the barrier produced is optimal. In future device 
iterations, if the waveguide loss can be significantly reduced the optical 
throughput will be high enough for the free carrier lifetime measurements to 
be performed on the waveguides formed in barrier material. A study of the 
barrier region free carrier lifetime when produced using a variation in process 
conditions can be performed.
A higher efficiency of carrier injection could also be achieved by ensuring the 
end of range defect band formed during the barrier region implant is not 
positioned in the active region of the device. End of range defects are situated 
in material which has a defect concentration just below the threshold for 
amorphisation and they are not removed during solid phase epitaxial 
regrowth4. If these end of range defects are positioned in the active region of 
the device, enhanced recombination of the injected carriers will result and the 
concentration of free carriers achievable will therefore be reduced. In the 
fabrication flow used for these proof of concept devices, the end of range 
defects are likely be situated in the active region of the device since the 
implant mask broadens to expose a proportion of the active half of the 
interception as was shown in chapter 5. Lateral solid phase epitaxial regrowth 
is expected to move the edge of the barrier region back to the centre of the 
interception. If the rate of this lateral regrowth is accurately characterised an 
alternative barrier formation process may be used which would result in the 
end of range defects being situated outside of the active region of the device. 
This process is shown in figure 7.3.
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Figure 7.3 - Improved barrier region formation
The barrier region is defined on the mask to be much wider such that the 
edges sit outside of the active region of the device. After the overlayer is 
amorphised, a thermal process is used to achieve the required material 
properties in the barrier region and to laterally regrow the silicon such that the 
interface of the barrier region is positioned at the centre of the switching 
region as required. The end of range defects remain away from the active 
region and therefore do not have a detrimental effect on the devices 
performance.
7.2.4 -  Improving the crosstalk
For the initial proof of concept devices designed in this work a crosstalk in 
both switched and unswitched states of -10dB was targeted to enable
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switching operation to be demonstrated. In order for the switch to be viable for 
use in practical applications it’s crosstalk performance must be improved. As 
was shown in figure 7.1, in order for the devices switching operation to be 
efficient the interception angle of the waveguide in the device should be small. 
It has been shown in this work how the crosstalk can be reduced by using 
waveguide tapering (chapters 3 and 4), however only straight linear tapers 
were considered. Furthermore device design modifications to comply with the 
fabrication design rules meant that the points where the waveguides meet in 
the interception had to be cut to a width of 1um which had a detrimental effect 
on the crosstalk of the device.
In more advanced fabrication facilities, the minimum feature size can be much 
smaller, for example 120nm is possible in the ePIXfab program5. Curved 
tapers, as shown in figure 7.4, can also be used to obtain a lower crosstalk.
Figure 7.4 - Waveguide interception with curved tapers
The modelled improvements in crosstalk when uncut (sharp) points, 
representing more advanced fabrication and curved tapers are used is shown 
in figure 7.5. It can be seen in figure 7.5 that through the use of curved tapers 
the crosstalk is in the region of -20dB over the range of interception angles 
from 1.6° to 1.8°. Further improvements are expected through optimisation of 
the shape and size of the tapers.
210
Interception angle (°)
Figure 7.5 - Device crosstalk for different interception region structures
7.3 -  References
1 - Sih, V. et al. “Raman amplification of 40 Gb/s data in low-loss silicon 
waveguides,” Optics Express, v 15, n 2, 2007
2 - Personal comm. Dr J Anguita
3 - Soref, R. A. et al. “Electrooptical effects in silicon,” IEEE Journal of 
Quantum Electronics, v 23, n 1, 1987
4 - Current Understanding and Modeling of B Diffusion and Activation 
Anomalies in Preamorphized Ultra-Shallow Junctions," Silicon Front-End 
Junction Formation-Physics and Technology (Materials Research Society 
Symposium Proceedings), v 810 , p. 91-102, 2004
5 - http://www.epixfab.eu/technology/technologies/imec/
211
